blob: 0236c424c195f9817de562b9b413c80a6687464d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (C) 2019 Ahmad Fatoum, Pengutronix
*/
#include <common.h>
#include <init.h>
#include <asm/barebox-arm-head.h>
#include <asm/barebox-arm.h>
#include <mach/at91_pmc_ll.h>
#include <mach/hardware.h>
#include <mach/iomux.h>
#include <debug_ll.h>
#include <mach/at91_dbgu.h>
/* PCK = 492MHz, MCK = 164MHz */
#define MASTER_CLOCK 164000000
static inline void sama5d2_pmc_enable_periph_clock(int clk)
{
at91_pmc_sam9x5_enable_periph_clock(IOMEM(SAMA5D2_BASE_PMC), clk);
}
static void dbgu_init(void)
{
unsigned mck = MASTER_CLOCK / 2;
sama5d2_pmc_enable_periph_clock(SAMA5D2_ID_PIOD);
at91_mux_pio4_set_A_periph(IOMEM(SAMA5D2_BASE_PIOD),
pin_to_mask(AT91_PIN_PD3)); /* DBGU TXD */
sama5d2_pmc_enable_periph_clock(SAMA5D2_ID_UART1);
at91_dbgu_setup_ll(IOMEM(SAMA5D2_BASE_UART1), mck, 115200);
putc_ll('>');
}
extern char __dtb_z_at91_sama5d27_giantboard_start[];
static noinline void giantboard_entry(void)
{
void *fdt;
if (IS_ENABLED(CONFIG_DEBUG_LL))
dbgu_init();
fdt = __dtb_z_at91_sama5d27_giantboard_start + get_runtime_offset();
barebox_arm_entry(SAMA5_DDRCS, SZ_128M, fdt);
}
ENTRY_FUNCTION(start_sama5d27_giantboard, r0, r1, r2)
{
arm_cpu_lowlevel_init();
arm_setup_stack(SAMA5D2_SRAM_BASE + SAMA5D2_SRAM_SIZE);
giantboard_entry();
}
|
