blob: 8cc4d73de5e2a295cb15272300cd1d35bcb7283f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
// SPDX-License-Identifier: GPL-2.0+
#include <common.h>
#include <init.h>
#include <envfs.h>
#include <bbu.h>
#include <bootsource.h>
#include <asm/memory.h>
#include <linux/sizes.h>
#include <linux/clk.h>
#include <linux/clkdev.h>
#include <soc/fsl/immap_lsch2.h>
#include <mach/bbu.h>
#include <mach/layerscape.h>
static int tqmls1046a_mem_init(void)
{
if (!of_machine_is_compatible("tqc,tqmls1046a"))
return 0;
arm_add_mem_device("ram0", 0x80000000, SZ_2G);
return 0;
}
mem_initcall(tqmls1046a_mem_init);
static int tqmls1046a_postcore_init(void)
{
struct ccsr_scfg *scfg = IOMEM(LSCH2_SCFG_ADDR);
enum bootsource bootsource;
unsigned long sd_bbu_flags = 0, qspi_bbu_flags = 0;
if (!of_machine_is_compatible("tqc,tqmls1046a"))
return 0;
defaultenv_append_directory(defaultenv_tqmls1046a);
/* Configure iomux for i2c4 */
out_be32(&scfg->rcwpmuxcr0, 0x3300);
/* divide CGA1/CGA2 PLL by 24 to get QSPI interface clock */
out_be32(&scfg->qspi_cfg, 0x30100000);
bootsource = ls1046_bootsource_get();
switch (bootsource) {
case BOOTSOURCE_MMC:
of_device_enable_path("/chosen/environment-sd");
sd_bbu_flags = BBU_HANDLER_FLAG_DEFAULT;
break;
case BOOTSOURCE_SPI_NOR:
of_device_enable_path("/chosen/environment-qspi");
qspi_bbu_flags = BBU_HANDLER_FLAG_DEFAULT;
break;
default:
break;
}
ls1046a_bbu_mmc_register_handler("sd", "/dev/mmc0.barebox", sd_bbu_flags);
ls1046a_bbu_qspi_register_handler("qspi", "/dev/qspiflash0.barebox", qspi_bbu_flags);
return 0;
}
postcore_initcall(tqmls1046a_postcore_init);
|
