blob: ea327b26301775e3d83ab71d9a829a2c33d46ffe (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
loadaddr 0x80000000
soc imx6
ivtofs 0x400
/* Enable all clocks */
wm 32 0x020c4068 0xffffffff
wm 32 0x020c406c 0xffffffff
wm 32 0x020c4070 0xffffffff
wm 32 0x020c4074 0xffffffff
wm 32 0x020c4078 0xffffffff
wm 32 0x020c407c 0xffffffff
wm 32 0x020c4080 0xffffffff
/* IOMUX */
/* DDR IO type */
wm 32 0x020E04B4 0x000C0000
wm 32 0x020E04AC 0x00000000
/* Clock */
wm 32 0x020E027C 0x00000028
/* Control */
wm 32 0x020E0250 0x00000028
wm 32 0x020E024C 0x00000028
wm 32 0x020E0490 0x00000028
wm 32 0x020E0288 0x00000028
wm 32 0x020E0270 0x00000000
wm 32 0x020E0260 0x00000028
wm 32 0x020E0264 0x00000028
wm 32 0x020E04A0 0x00000028
/* Data strobe */
wm 32 0x020E0494 0x00020000
wm 32 0x020E0280 0x00000028
wm 32 0x020E0284 0x00000028
/* Data */
wm 32 0x020E04B0 0x00020000
wm 32 0x020E0498 0x00000028
wm 32 0x020E04A4 0x00000028
wm 32 0x020E0244 0x00000028
wm 32 0x020E0248 0x00000028
/* DDR Controller registers */
wm 32 0x021B001C 0x00008000
wm 32 0x021B0800 0xA1390003
/* Calibration values */
wm 32 0x021B080C 0x000C0000
wm 32 0x021B083C 0x01610162
wm 32 0x021B0848 0x40405050
wm 32 0x021B0850 0x4040544C
wm 32 0x021B081C 0x33333333
wm 32 0x021B0820 0x33333333
wm 32 0x021B082C 0xf3333333
wm 32 0x021B0830 0xf3333333
/* END of calibration values */
wm 32 0x021B08C0 0x00921012
wm 32 0x021B08b8 0x00000800
/* MMDC init */
wm 32 0x021B0004 0x0002002D
wm 32 0x021B0008 0x1b333030
wm 32 0x021B000C 0x3F4352F3
wm 32 0x021B0010 0xB66D0B63
wm 32 0x021B0014 0x01FF00DB
/* Consider reducing RALAT (currently set to 5) */
wm 32 0x021B0018 0x00211740
wm 32 0x021B001C 0x00008000
wm 32 0x021B002C 0x000026D2
wm 32 0x021B0030 0x00431023
wm 32 0x021B0040 0x00000047
wm 32 0x021B0000 0x83180000
/* Mode registers writes for CS0 */
wm 32 0x021B001C 0x02008032
wm 32 0x021B001C 0x00008033
wm 32 0x021B001C 0x00048031
wm 32 0x021B001C 0x15208030
wm 32 0x021B001C 0x04008040
/* Final DDR setup */
wm 32 0x021B0020 0x00007800
wm 32 0x021B0818 0x00000227
wm 32 0x021B0004 0x0002556D
wm 32 0x021B0404 0x00011006
wm 32 0x021B001C 0x00000000
/* Disable TZASC bypass */
wm 32 0x020E4024 0x00000001
#include <mach/habv4-imx6-gencsf.h>
|
