summaryrefslogtreecommitdiffstats
path: root/arch/arm/dts/imx53-guf-vincell-lt.dts
blob: bcc378d07f44c13af1efeb15a292e1390275c1de (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
/*
 * Copyright 2012 Pengutronix
 * Copyright 2011 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;
#include "imx53.dtsi"
#include <arm/imx53.dtsi>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	model = "Garz & Fricke VINCELL LT";
	compatible = "guf,imx53-vincell-lt", "fsl,imx53";

	chosen {
		linux,stdout-path = &uart2;

		environment {
			compatible = "barebox,environment";
			device-path = &bareboxenv;
		};
	};

	clocks {
		ckih1 {
			clock-frequency = <0>;
		};
	};

	panel: panel {
		compatible = "giantplus,gpg482739qs5", "simple-panel";
		power-supply = <&reg_panel>;
		enable-gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
		backlight = <&backlight>;

		port {
			panel_in: endpoint {
				remote-endpoint = <&disp0_out>;
			};
		};
	};

	display@di0 {
		compatible = "fsl,imx-parallel-display";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_disp0>;
		crtcs = <&ipu 0>;
		interface-pix-fmt = "bgr24";
		status = "okay";
		fsl,panel = <&panel>;

		port@0 {
			disp0_in: endpoint {
				remote-endpoint = <&ipu_di0_disp0>;
			};
		};

		port@1 {
			disp0_out: endpoint {
				remote-endpoint = <&panel_in>;
			};
		};
	};

	backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 50000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <6>;
		power-supply = <&ldo3>;
		enable-gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>;
		backlight-boot-off;
	};

	regulators {
		compatible = "simple-bus";

		reg_3p2v: 3p2v {
			compatible = "regulator-fixed";
			regulator-name = "3P2V";
			regulator-min-microvolt = <3200000>;
			regulator-max-microvolt = <3200000>;
			regulator-always-on;
		};

		reg_panel: vdd-panel {
			compatible = "regulator-fixed";
			regulator-name = "VDD_PANEL";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio4 20 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_usbotg: vbus-otg {
			compatible = "regulator-fixed";
			regulator-name = "VBUS_OTG";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio5 19 GPIO_ACTIVE_HIGH>;
		};

		reg_usbh1: vbus-h1 {
			compatible = "regulator-fixed";
			regulator-name = "VBUS_H1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 0 GPIO_ACTIVE_LOW>;
		};
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&esdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_esdhc1>;
	cd-gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rmii";
	status = "okay";
};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	bitrate = <100000>;
	status = "okay";

	sgtl5000: codec@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
	};

	pmic: dialog@48 { /* DA9053-3HHA1 PMIC */
		compatible = "dialog,da9053-aa", "dialog,da9052";
		reg = <0x48>;
		interrupt-parent = <&gpio7>;
		interrupts = <12 IRQ_TYPE_LEVEL_LOW>;

		regulators {
			buck1 { /* CORE */
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <2075000>;
				regulator-always-on;
				regulator-boot-on;
			};

			buck2 { /* PRO */
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <2075000>;
				regulator-always-on;
				regulator-boot-on;
			};

			buck3 { /* MEM */
				regulator-min-microvolt = <925000>;
				regulator-max-microvolt = <1500000>;
				regulator-always-on;
				regulator-boot-on;
			};

			buck4 { /* PERI */
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <2500000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo1 {
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <1300000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo2 {
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <1300000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo3: ldo3 {
				regulator-min-microvolt = <1725000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo4 {
				regulator-min-microvolt = <1725000>;
				regulator-max-microvolt = <2775000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo5 {
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1300000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo6 {
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1300000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo7 {
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <2750000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo8 {
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1800000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo9 {
				regulator-min-microvolt = <1250000>;
				regulator-max-microvolt = <1500000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo10 {
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1300000>;
				regulator-always-on;
				regulator-boot-on;
			};
		};
	};

	temperature-sensor@49 {
		compatible = "ti,lm73";
		reg = <0x49>;
	};

	eeprom@50 {
		compatible = "atmel,24c32", "st,m24c32";
		reg = <0x50>;
		pagesize = <1>;
		status = "okay";
	};

	rtc: nxp@51 {
		compatible = "nxp,pcf8563";
		reg = <0x51>;
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	bitrate = <100000>;
	status = "disabled";
};

&i2c3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	touch: edt-ft5x06@38 {
		compatible = "edt,edt-ft5406", "edt,edt-ft5x06";
		reg = <0x38>;
		interrupt-parent = <&gpio2>;
		interrupts = <14 0>;
	};
};

&ipu_di0_disp0 {
	remote-endpoint = <&disp0_in>;
};

/* RS485 --> X39 [13..14] */
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	/* RTS via GPIO */
	fsl,uart-has-rtscts;
	rs485-enabled;
	gpio = <&gpio7 7 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	vbus-supply = <&reg_usbotg>;
	status = "okay";
};

&usbh1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbh1>;
	status = "okay";
};

/* Serial debug console --> X39 [2..5] */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

/* Serial debug console --> X11 [5..7] */
&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can1>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&nfc {
	#address-cells = <1>;
	#size-cells = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_nand>;
	nand-bus-width = <8>;
	nand-ecc-mode = "hw";
	nand-on-flash-bbt;
	status = "okay";

	partition@0 {
		label = "barebox";
		reg = <0x0 0xe0000>;
	};

	bareboxenv: partition@e0000 {
		label = "barebox-environment";
		reg = <0xe0000 0x20000>;
	};

	partition@100000 {
		label = "ubi";
		reg = <0x100000 0x0>;
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx53-vincell-lt {
		pinctrl_can1: can1grp {
			fsl,pins = <
				MX53_PAD_GPIO_7__CAN1_TXCAN		0x00000000
				MX53_PAD_GPIO_8__CAN1_RXCAN		0x000001c4
			>;
		};

		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX53_PAD_EIM_A25__EMI_WEIM_A_25 	0x000000e4
				MX53_PAD_EIM_A22__EMI_WEIM_A_22 	0x000000e4
				MX53_PAD_EIM_D16__EMI_WEIM_D_16 	0x000000a4
				MX53_PAD_EIM_D17__EMI_WEIM_D_17 	0x000000a4
				MX53_PAD_EIM_D18__EMI_WEIM_D_18 	0x000000a4
				MX53_PAD_EIM_D19__EMI_WEIM_D_19 	0x000000a4
				MX53_PAD_EIM_D20__EMI_WEIM_D_20 	0x000000a4
				MX53_PAD_EIM_D21__EMI_WEIM_D_21 	0x000000a4
				MX53_PAD_EIM_D22__EMI_WEIM_D_22 	0x000000a4
				MX53_PAD_EIM_D23__EMI_WEIM_D_23 	0x000000a4
				MX53_PAD_EIM_D24__EMI_WEIM_D_24 	0x000000a4
				MX53_PAD_EIM_D25__EMI_WEIM_D_25 	0x000000a4
				MX53_PAD_EIM_D26__EMI_WEIM_D_26 	0x000000a4
				MX53_PAD_EIM_D27__EMI_WEIM_D_27 	0x000000a4
				MX53_PAD_EIM_D28__EMI_WEIM_D_28 	0x000000a4
				MX53_PAD_EIM_D29__EMI_WEIM_D_29 	0x000000a4
				MX53_PAD_EIM_D30__EMI_WEIM_D_30 	0x000000a4
				MX53_PAD_EIM_D31__EMI_WEIM_D_31 	0x000000a4
				MX53_PAD_EIM_A24__EMI_WEIM_A_24 	0x000001e4
				MX53_PAD_EIM_A23__EMI_WEIM_A_23 	0x000001e4
				MX53_PAD_EIM_A22__EMI_WEIM_A_22 	0x000000e4
				MX53_PAD_EIM_A21__EMI_WEIM_A_21 	0x000000e4
				MX53_PAD_EIM_A20__EMI_WEIM_A_20 	0x000000a4
				MX53_PAD_EIM_A19__EMI_WEIM_A_19 	0x000000a4
				MX53_PAD_EIM_A18__EMI_WEIM_A_18 	0x000000a4
				MX53_PAD_EIM_A17__EMI_WEIM_A_17 	0x000000a4
				MX53_PAD_EIM_A16__EMI_WEIM_A_16 	0x000000a4
				MX53_PAD_EIM_CS0__EMI_WEIM_CS_0 	0x000000a4
				MX53_PAD_EIM_CS1__EMI_WEIM_CS_1 	0x000000e4
				MX53_PAD_EIM_OE__EMI_WEIM_OE		0x000000a4
				MX53_PAD_EIM_RW__EMI_WEIM_RW		0x000000a4
				MX53_PAD_EIM_LBA__EMI_WEIM_LBA		0x000000e4
				MX53_PAD_EIM_EB0__EMI_WEIM_EB_0 	0x000000a4
				MX53_PAD_EIM_EB1__EMI_WEIM_EB_1 	0x000000a4
				MX53_PAD_EIM_EB2__EMI_WEIM_EB_2 	0x000001e4
				MX53_PAD_EIM_EB3__EMI_WEIM_EB_3 	0x000001e4
				MX53_PAD_EIM_WAIT__EMI_WEIM_WAIT	0x000000e0
				MX53_PAD_LVDS0_TX3_P__GPIO7_22		0x80000000
				MX53_PAD_LVDS0_CLK_P__GPIO7_24		0x80000000
				MX53_PAD_LVDS0_TX2_P__GPIO7_26		0x80000000
				MX53_PAD_LVDS0_TX1_P__GPIO7_28		0x80000000
				MX53_PAD_LVDS0_TX0_P__GPIO7_30		0x80000000
				MX53_PAD_GPIO_1__GPIO1_1		0x000001c4
				MX53_PAD_GPIO_2__GPIO1_2		0x000001c4
				MX53_PAD_GPIO_10__GPIO4_0		0x000005e5
				MX53_PAD_GPIO_11__GPIO4_1		0x000005c5
				MX53_PAD_GPIO_12__GPIO4_2		0x000005e5
				MX53_PAD_GPIO_13__GPIO4_3		0x000005e5
				MX53_PAD_GPIO_14__GPIO4_4		0x000005e5
				MX53_PAD_GPIO_16__GPIO7_11		0x000001c4
				MX53_PAD_KEY_ROW2__GPIO4_11		0x000001e4
				MX53_PAD_PATA_DATA8__GPIO2_8		0x000001e4
				MX53_PAD_PATA_DATA12__PATA_DATA_12	0x000001e4
				MX53_PAD_PATA_DA_0__PATA_DA_0		0x000001e4

				/* UART5: MDB --> X39 [2..5] (shared with RS232) */
				MX53_PAD_PATA_DATA9__GPIO2_9		0x00000000	/* MDB_WAKEUP_OUT */

				/* UART3: RS485 --> X39 */
				MX53_PAD_PATA_DA_1__GPIO7_7		0x00000000	/* RS485_TX_EN */

				MX53_PAD_PATA_DATA4__GPIO2_4		0x00000000	/* FEC_nINT */

				/* LCD panel */
				MX53_PAD_DI0_PIN4__GPIO4_20		0x000004c4	/* lcd power */
				MX53_PAD_PATA_DATA2__GPIO2_2		0x00000000	/* backlight power */
				MX53_PAD_PATA_DATA5__GPIO2_5		0x00000020	/* lcd enable */
				MX53_PAD_GPIO_9__PWM1_PWMO		0x00000000	/* LCD backlight PWM1 out */

				/* ESDHC1 */
				MX53_PAD_PATA_DATA6__GPIO2_6		0x00000000	/* ESDHC1 CD */

				/* I2C system bus */
				/* MX53_PAD_CSI0_DAT8__GPIO5_26		0x00000000 */
				/* MX53_PAD_CSI0_DAT9__GPIO5_27	*/

				/* I2C external touch interface, disabled */
				/* MX53_PAD_GPIO_5__GPIO1_50x80000000 */
				/* MX53_PAD_GPIO_6__GPIO1_60x80000000 */

				/* External Touch */
				MX53_PAD_PATA_DATA13__GPIO2_13		0x00000000	/* TOUCH_RESET */
				MX53_PAD_PATA_DATA14__GPIO2_14		0x00000000	/* TOUCH_INT */
				MX53_PAD_PATA_DATA15__GPIO2_15		0x00000000	/* TOUCH_WAKE */

				/* Audio */
				MX53_PAD_PATA_DATA7__GPIO2_7 		0x00000000	/* Speaker on */

				/* Clockout for external USB-phy and audiocodec */
				MX53_PAD_GPIO_3__CCM_CLKO2 		0x00000000

				/* GPIOs on keypad connector (X21) */
				MX53_PAD_CSI0_DAT11__GPIO5_29		0x00000000	/* Pin 3 */
				MX53_PAD_PATA_DIOW__GPIO6_17		0x00000000	/* Pin 4 */
				MX53_PAD_SD2_CMD__GPIO1_11		0x00000000	/* Pin 5 */
				MX53_PAD_PATA_DMACK__GPIO6_18		0x00000000	/* Pin 6 */
				MX53_PAD_CSI0_DAT7__GPIO5_25		0x00000000	/* Pin 7 */
				MX53_PAD_GPIO_4__GPIO1_4		0x00000000	/* Pin 8 */
				MX53_PAD_KEY_ROW4__GPIO4_15		0x00000000	/* Pin 9 */
				MX53_PAD_KEY_COL4__GPIO4_14		0x00000000	/* Pin 10 */
				MX53_PAD_KEY_ROW3__GPIO4_13		0x00000000	/* Pin 11 */
				MX53_PAD_KEY_COL3__GPIO4_12		0x00000000	/* Pin 12 */
				MX53_PAD_GPIO_19__GPIO4_5		0x00000000	/* Pin 13 */
				MX53_PAD_KEY_COL2__GPIO4_10		0x00000000	/* Pin 14 */
				MX53_PAD_KEY_COL1__GPIO4_8		0x00000000	/* Pin 15 */
				MX53_PAD_KEY_ROW0__GPIO4_7		0x00000000	/* Pin 16 */
				MX53_PAD_KEY_COL0__GPIO4_6		0x00000000	/* Pin 17 */
				MX53_PAD_KEY_ROW1__GPIO4_9		0x00000000	/* Pin 18 */

				MX53_PAD_GPIO_17__GPIO7_12		0x000000e0	/* PMIC_nIRQ, 100 KOhm pull up */
			>;
		};

		pinctrl_disp0: disp0grp {
			fsl,pins = <
				MX53_PAD_DI0_DISP_CLK__IPU_DI0_DISP_CLK	0x000004c1
				MX53_PAD_DI0_PIN15__IPU_DI0_PIN15	0x000004c1
				MX53_PAD_DI0_PIN2__IPU_DI0_PIN2		0x000004c5
				MX53_PAD_DI0_PIN3__IPU_DI0_PIN3		0x000004c5
				MX53_PAD_DISP0_DAT0__IPU_DISP0_DAT_0	0x000004c3
				MX53_PAD_DISP0_DAT1__IPU_DISP0_DAT_1	0x000004c3
				MX53_PAD_DISP0_DAT2__IPU_DISP0_DAT_2	0x000004c3
				MX53_PAD_DISP0_DAT3__IPU_DISP0_DAT_3	0x000004c3
				MX53_PAD_DISP0_DAT4__IPU_DISP0_DAT_4	0x000004c3
				MX53_PAD_DISP0_DAT5__IPU_DISP0_DAT_5	0x000004c3
				MX53_PAD_DISP0_DAT6__IPU_DISP0_DAT_6	0x000004c3
				MX53_PAD_DISP0_DAT7__IPU_DISP0_DAT_7	0x000004c3
				MX53_PAD_DISP0_DAT8__IPU_DISP0_DAT_8	0x000004c3
				MX53_PAD_DISP0_DAT9__IPU_DISP0_DAT_9	0x000004c3
				MX53_PAD_DISP0_DAT10__IPU_DISP0_DAT_10	0x000004c3
				MX53_PAD_DISP0_DAT11__IPU_DISP0_DAT_11	0x000004c3
				MX53_PAD_DISP0_DAT12__IPU_DISP0_DAT_12	0x000004c3
				MX53_PAD_DISP0_DAT13__IPU_DISP0_DAT_13	0x000004c3
				MX53_PAD_DISP0_DAT14__IPU_DISP0_DAT_14	0x000004c3
				MX53_PAD_DISP0_DAT15__IPU_DISP0_DAT_15	0x000004c3
				MX53_PAD_DISP0_DAT16__IPU_DISP0_DAT_16	0x000004c3
				MX53_PAD_DISP0_DAT17__IPU_DISP0_DAT_17	0x000004c3
				MX53_PAD_DISP0_DAT18__IPU_DISP0_DAT_18	0x000004c3
				MX53_PAD_DISP0_DAT19__IPU_DISP0_DAT_19	0x000004c3
				MX53_PAD_DISP0_DAT20__IPU_DISP0_DAT_20	0x000004c3
				MX53_PAD_DISP0_DAT21__IPU_DISP0_DAT_21	0x000004c3
				MX53_PAD_DISP0_DAT22__IPU_DISP0_DAT_22	0x000004c3
				MX53_PAD_DISP0_DAT23__IPU_DISP0_DAT_23	0x000004c3
			>;
		};

		pinctrl_nand: nandgrp {
			fsl,pins = <
				MX53_PAD_NANDF_WE_B__EMI_NANDF_WE_B	0x00000004
				MX53_PAD_NANDF_RE_B__EMI_NANDF_RE_B	0x00000004
				MX53_PAD_NANDF_CLE__EMI_NANDF_CLE	0x00000004
				MX53_PAD_NANDF_ALE__EMI_NANDF_ALE	0x00000004
				MX53_PAD_NANDF_WP_B__EMI_NANDF_WP_B	0x000000e4
				MX53_PAD_NANDF_RB0__EMI_NANDF_RB_0	0x000000e0
				MX53_PAD_NANDF_CS0__EMI_NANDF_CS_0	0x00000004
				MX53_PAD_NANDF_CS1__EMI_NANDF_CS_1	0x000001e4
				MX53_PAD_NANDF_CS2__EMI_NANDF_CS_2	0x000001e4
				MX53_PAD_NANDF_CS3__EMI_NANDF_CS_3	0x000001e4

				MX53_PAD_EIM_DA0__EMI_NAND_WEIM_DA_0	0x000000a4
				MX53_PAD_EIM_DA1__EMI_NAND_WEIM_DA_1	0x000000a4
				MX53_PAD_EIM_DA2__EMI_NAND_WEIM_DA_2	0x000000a4
				MX53_PAD_EIM_DA3__EMI_NAND_WEIM_DA_3	0x000000a4
				MX53_PAD_EIM_DA4__EMI_NAND_WEIM_DA_4	0x000000a4
				MX53_PAD_EIM_DA5__EMI_NAND_WEIM_DA_5	0x000000a4
				MX53_PAD_EIM_DA6__EMI_NAND_WEIM_DA_6	0x000000a4
				MX53_PAD_EIM_DA7__EMI_NAND_WEIM_DA_7	0x000000a4
				MX53_PAD_EIM_DA8__EMI_NAND_WEIM_DA_8	0x000000e4
				MX53_PAD_EIM_DA9__EMI_NAND_WEIM_DA_9	0x000000e4
				MX53_PAD_EIM_DA10__EMI_NAND_WEIM_DA_10	0x000000e4
				MX53_PAD_EIM_DA11__EMI_NAND_WEIM_DA_11	0x000000e4
				MX53_PAD_EIM_DA12__EMI_NAND_WEIM_DA_12	0x000000e4
				MX53_PAD_EIM_DA13__EMI_NAND_WEIM_DA_13	0x000000e4
				MX53_PAD_EIM_DA14__EMI_NAND_WEIM_DA_14	0x000000e4
				MX53_PAD_EIM_DA15__EMI_NAND_WEIM_DA_15	0x000000e4
			>;
		};

		pinctrl_usbh1: usbh1grp {
			fsl,pins = <
				MX53_PAD_CSI0_PIXCLK__GPIO5_18		0x00000000	/* OC */
				MX53_PAD_GPIO_0__USBOH3_USBH1_PWR	0x00000000	/* PWR_EN */
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX53_PAD_CSI0_DATA_EN__GPIO5_20		0x00000084	/* OC */
				/* can not be used, odd transistor logic */
				MX53_PAD_CSI0_MCLK__GPIO5_19		0x00000000	/* PWR_EN */
			>;
		};

		pinctrl_esdhc1: esdhc1grp {
			fsl,pins = <
				MX53_PAD_SD1_DATA0__ESDHC1_DAT0		0x1d5
				MX53_PAD_SD1_DATA1__ESDHC1_DAT1		0x1d5
				MX53_PAD_SD1_DATA2__ESDHC1_DAT2		0x1d5
				MX53_PAD_SD1_DATA3__ESDHC1_DAT3		0x1d5
				MX53_PAD_SD1_CMD__ESDHC1_CMD		0x1d5
				MX53_PAD_SD1_CLK__ESDHC1_CLK		0x1d5
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX53_PAD_PATA_CS_0__UART3_TXD_MUX	0x1c5
				MX53_PAD_PATA_CS_1__UART3_RXD_MUX 	0x1c5
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX53_PAD_PATA_BUFFER_EN__UART2_RXD_MUX	0x1c5
				MX53_PAD_PATA_DMARQ__UART2_TXD_MUX	0x1c5
				MX53_PAD_PATA_INTRQ__UART2_CTS		0x1c5
				MX53_PAD_PATA_DIOR__UART2_RTS		0x1c5
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX53_PAD_CSI0_DAT8__I2C1_SDA		0xc0000000
				MX53_PAD_CSI0_DAT9__I2C1_SCL		0xc0000000
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX53_PAD_KEY_ROW3__I2C2_SDA		0xc0000000
				MX53_PAD_KEY_COL3__I2C2_SCL		0xc0000000
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX53_PAD_SD2_DATA0__AUDMUX_AUD4_RXD	0x80000000
				MX53_PAD_SD2_DATA1__AUDMUX_AUD4_TXFS	0x80000000
				MX53_PAD_SD2_DATA2__AUDMUX_AUD4_TXD	0x80000000
				MX53_PAD_SD2_DATA3__AUDMUX_AUD4_TXC	0x80000000
			>;
		};

		pinctrl_fec: fecgrp {
			fsl,pins = <
				MX53_PAD_FEC_MDC__FEC_MDC		0x80000000
				MX53_PAD_FEC_MDIO__FEC_MDIO		0x80000000
				MX53_PAD_FEC_REF_CLK__FEC_TX_CLK	0x80000000
				MX53_PAD_FEC_RX_ER__FEC_RX_ER		0x80000000
				MX53_PAD_FEC_CRS_DV__FEC_RX_DV		0x80000000
				MX53_PAD_FEC_RXD1__FEC_RDATA_1		0x80000000
				MX53_PAD_FEC_RXD0__FEC_RDATA_0		0x80000000
				MX53_PAD_FEC_TX_EN__FEC_TX_EN		0x80000000
				MX53_PAD_FEC_TXD1__FEC_TDATA_1		0x80000000
				MX53_PAD_FEC_TXD0__FEC_TDATA_0		0x80000000
			>;
		};

		pinctrl_uart5: uart5grp {
			 fsl,pins = <
				 MX53_PAD_CSI0_DAT14__UART5_TXD_MUX 0x1c5
				 MX53_PAD_CSI0_DAT15__UART5_RXD_MUX 0x1c5
				 MX53_PAD_CSI0_DAT18__UART5_RTS     0x1c5
				 MX53_PAD_CSI0_DAT19__UART5_CTS     0x1c5
				 >;
		};

		pinctrl_i2c3: i2c3grp {
			 fsl,pins = <
				 MX53_PAD_GPIO_6__I2C3_SDA 0xc0000000
				 MX53_PAD_GPIO_5__I2C3_SCL 0xc0000000
			 >;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX53_PAD_CSI0_DAT12__UART4_TXD_MUX 0x1c5
				MX53_PAD_CSI0_DAT13__UART4_RXD_MUX 0x1c5
				MX53_PAD_CSI0_DAT16__UART4_RTS     0x1c5
				MX53_PAD_CSI0_DAT17__UART4_CTS     0x1c5
			>;
		};
	};
};