summaryrefslogtreecommitdiffstats
path: root/arch/arm/dts/imx6dl-eltec-hipercam.dts
blob: 41af2298353648f6dbdea824fd09fe2477e811ff (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
/dts-v1/;

#include <arm/imx6dl.dtsi>
#include "imx6dl.dtsi"

/ {
	model = "ELTEC HiPerCam";
	compatible = "eltec,hipercam-rev01", "fsl,imx6dl";

	memory {
		reg = <0x10000000 0x10000000>;
	};

	chosen {
		stdout-path = &uart1;

		environment {
			compatible = "barebox,environment";
			device-path = &environment_nor0;
		};
	};
};

&ecspi1 {
	status = "okay";
	fsl,spi-num-chipselects = <2>;
	pinctrl-names = "default";
	cs-gpios = <&gpio2 30 0 &gpio3 19 0>;
	pinctrl-0 = <&pinctrl_ecspi1>;

	norflash0: s25fl129p1@0 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "st,s25fl129p1";
		spi-max-frequency = <20000000>;
		reg = <0x0>;

		partition@0 {
			label = "barebox";
			reg = <0x0 0xe0000>;
		};

		environment_nor0: partition@e0000 {
			label = "bareboxenv";
			reg = <0xe0000 0x20000>;
		};

		partition@100000 {
			label = "persistent";
			reg = <0x100000 0xf00000>;
		};
	};

	norflash1: s25fl129p1@1 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "st,s25fl129p1";
		spi-max-frequency = <20000000>;
		reg = <0x1>;

		partition@0 {
			label = "Linux";
			reg = <0x0 0x1000000>;
		};
	};
};

&uart1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
};

&pcie {
	status = "okay";
	reset-gpio = <&gpio7 12 0x0>;
};

&usdhc3 {
	bus-width = <0x4>;
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	cd-gpios = <&gpio2 2 0>;
	wp-gpios = <&gpio2 1 0>;
	no-1-8-v;
};

&i2c2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <0x20>;

	eeprom@52 {
		compatible = "amtel,24c04";
		reg = <0x52>;
		pagesize = <0x10>;
	};

	pfuze100@8 {
		compatible = "fsl,pfuze100";
		reg = <0x8>;

		regulators {
			sw1ab {
				regulator-min-microvolt = <0x493e0>;
				regulator-max-microvolt = <0x1c9c38>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <0x186a>;
			};

			sw1c {
				regulator-min-microvolt = <0x493e0>;
				regulator-max-microvolt = <0x1c9c38>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <0x186a>;
			};

			sw2 {
				regulator-min-microvolt = <0xc3500>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a {
				regulator-min-microvolt = <0x61a80>;
				regulator-max-microvolt = <0x1e22d8>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b {
				regulator-min-microvolt = <0x61a80>;
				regulator-max-microvolt = <0x1e22d8>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4 {
				regulator-min-microvolt = <0xc3500>;
				regulator-max-microvolt = <0x325aa0>;
			};

			swbst {
				regulator-min-microvolt = <0x4c4b40>;
				regulator-max-microvolt = <0x4e9530>;
			};

			vsnvs {
				regulator-min-microvolt = <0xf4240>;
				regulator-max-microvolt = <0x2dc6c0>;
				regulator-boot-on;
				regulator-always-on;
			};

			vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1 {
				regulator-min-microvolt = <0xc3500>;
				regulator-max-microvolt = <0x17a6b0>;
			};

			vgen2 {
				regulator-min-microvolt = <0xc3500>;
				regulator-max-microvolt = <0x17a6b0>;
			};

			vgen3 {
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x325aa0>;
			};

			vgen4 {
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-always-on;
			};

			vgen5 {
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-always-on;
			};

			vgen6 {
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-always-on;
			};
		};
	};
};

&i2c1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <0x1d>;

	mt9p031@48 {
		compatible = "aptina,mt9p031";
		reg = <0x48>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_cam>;
		csi_id = <0x0>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		rst-gpios = <&gpio5 22 0>;
		data-enable-gpios = <&gpio5 20 0x0>;
		mclk = <12000000>;
		mclk_source = <0>;
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6dl-eltec-hipercam {
		pinctrl_ecspi1: ecspi1 {
			fsl,pins = <MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30 0x100b1
				MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x100b1
			>;
		};

		pinctrl_i2c1: i2c1 {
			fsl,pins = <MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2 {
			fsl,pins = <MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c3: i2c3 {
			fsl,pins = <MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
			>;
		};

		pinctrl_pwm1: pwm1 {
			fsl,pins = <MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1>;
		};

		pinctrl_uart1: uart1 {
			fsl,pins = <MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
			>;
		};

		pinctrl_usdhc3: usdhc3 {
			fsl,pins = <MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
			>;
		};

		pinctrl_hog: hog {
			fsl,pins = <MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x80000000
				MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x80000000
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000
				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x80000000
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
				MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000
				MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x80000000
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24 0x80000000
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x80000000
				MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x80000000
				MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x80000000
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000
				MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x80000000
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x80000000
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09 0x80000000
				MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x80000000
				MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x80000000
				MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x80000000
				MX6QDL_PAD_SD4_DAT6__GPIO2_IO14 0x80000000
				MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x80000000
				MX6QDL_PAD_GPIO_1__WDOG2_B 0x80000000
				MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x80000000
			>;
		};

		pinctrl_cam: cam {
			fsl,pins = <MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22 0x80000000
				MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10 0x80000000
				MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11 0x80000000
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC 0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 0x80000000
			>;
		};
	};
};