summaryrefslogtreecommitdiffstats
path: root/arch/arm/dts/imx6q-phytec-phycore-som-nand.dts
blob: 06f2f71537e7cfb7c6b793e45b8f04e5f07d4ea5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
/*
 * Copyright 2015 Christian Hemp, Phytec Messtechnik GmbH
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;

#include <arm/imx6q.dtsi>
#include "imx6q.dtsi"
#include "imx6qdl-phytec-phycore-som.dtsi"

/ {
	model = "Phytec phyCORE-i.MX6 Quad with NAND";
	compatible = "phytec,imx6q-pcm058-nand", "fsl,imx6q";

};

&ecspi1 {
	status = "okay";
};

&eeprom {
	status = "okay";
};

&fec {
	status = "okay";
	phy-handle = <&ethphy>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 14 1>;

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy: ethernet-phy@3 {
			reg = <3>;
			max-speed = <1000>;
		};
	};
};

&flash {
	status = "okay";
};

&gpmi {
	status = "okay";
};

&usdhc1 {
	status = "okay";

	#address-cells = <1>;
	#size-cells = <1>;

	partition@0 {
		label = "barebox";
		reg = <0x0 0x80000>;
	};

	partition@1 {
		label = "barebox-environment";
		reg = <0x80000 0x80000>;
	};
};