blob: b8e7e1acf53905443270f9c03adcebb7f6578fbf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
|
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
* Copyright 2017 NXP
* Copyright (C) 2017 Pengutronix, Lucas Stach <kernel@pengutronix.de>
*/
/dts-v1/;
#include <arm64/freescale/imx8mn-evk.dts>
/ {
chosen {
environment-sd {
compatible = "barebox,environment";
device-path = &usdhc2, "partname:barebox-environment";
status = "disabled";
};
environment-emmc {
compatible = "barebox,environment";
device-path = &usdhc3, "partname:barebox-environment";
status = "disabled";
};
};
};
&fec1 {
phy-reset-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
};
&usdhc2 {
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
label = "barebox";
reg = <0x0 0xe0000>;
};
partition@e0000 {
label = "barebox-environment";
reg = <0xe0000 0x20000>;
};
};
&usdhc3 {
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
label = "barebox";
reg = <0x0 0xe0000>;
};
partition@e0000 {
label = "barebox-environment";
reg = <0xe0000 0x20000>;
};
};
&ocotp {
barebox,provide-mac-address = <&fec1 0x640>;
};
&iomuxc {
pinctrl_flexspi0: flexspi0grp {
fsl,pins = <
MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK 0x1c4
MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 0x84
MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0 0x84
MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1 0x84
MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2 0x84
MX8MN_IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x84
>;
};
};
&flexspi {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_flexspi0>;
system_flash: flash@0 {
reg = <0>;
compatible = "jedec,spi-nor";
spi-max-frequency = <80000000>;
spi-tx-bus-width = <4>;
spi-rx-bus-width = <4>;
#address-cells = <1>;
#size-cells = <1>;
};
};
|