blob: 59d7030bff92e0cc8e949aa5799b23ae7734054b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
|
/*
* Chip-specific header file for the AT91SAM9N12 SoC
*
* Copyright (C) 2011 Atmel Corporation
*
* Common definitions.
* Based on AT91SAM9N12 preliminary datasheet
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*/
#ifndef __MACH_AT91SAM9N12_H_
#define __MACH_AT91SAM9N12_H_
/*
* Peripheral identifiers/interrupts.
*/
#define AT91_ID_FIQ 0 /* Advanced Interrupt Controller (FIQ) */
#define AT91_ID_SYS 1 /* System Controller Interrupt */
#define AT91SAM9N12_ID_PIOAB 2 /* Parallel I/O Controller A and B */
#define AT91SAM9N12_ID_PIOCD 3 /* Parallel I/O Controller C and D */
/* Reserved 4 */
#define AT91SAM9N12_ID_USART0 5 /* USART 0 */
#define AT91SAM9N12_ID_USART1 6 /* USART 1 */
#define AT91SAM9N12_ID_USART2 7 /* USART 2 */
#define AT91SAM9N12_ID_USART3 8 /* USART 3 */
#define AT91SAM9N12_ID_TWI0 9 /* Two-Wire Interface 0 */
#define AT91SAM9N12_ID_TWI1 10 /* Two-Wire Interface 1 */
/* Reserved 11 */
#define AT91SAM9N12_ID_MCI 12 /* High Speed Multimedia Card Interface 0 */
#define AT91SAM9N12_ID_SPI0 13 /* Serial Peripheral Interface 0 */
#define AT91SAM9N12_ID_SPI1 14 /* Serial Peripheral Interface 1 */
#define AT91SAM9N12_ID_UART0 15 /* UART 0 */
#define AT91SAM9N12_ID_UART1 16 /* UART 1 */
#define AT91SAM9N12_ID_TCB 17 /* Timer Counter 0, 1, 2, 3, 4 and 5 */
#define AT91SAM9N12_ID_PWM 18 /* Pulse Width Modulation Controller */
#define AT91SAM9N12_ID_ADC 19 /* ADC Controller */
#define AT91SAM9N12_ID_DMA 20 /* DMA Controller 0 */
/* Reserved 21 */
#define AT91SAM9N12_ID_UHPFS 22 /* USB Host Full Speed */
#define AT91SAM9N12_ID_UDPFS 23 /* USB Device Full Speed */
/* Reserved 24 */
#define AT91SAM9N12_ID_LCDC 25 /* LCD Controller */
/* Reserved 26 */
/* Reserved 27 */
#define AT91SAM9N12_ID_SSC 28 /* Synchronous Serial Controller */
/* Reserved 29 */
#define AT91SAM9N12_ID_TRNG 30 /* True Random Number Generator */
#define AT91SAM9N12_ID_IRQ0 31 /* Advanced Interrupt Controller */
/*
* User Peripheral physical base addresses.
*/
#define AT91SAM9N12_BASE_SPI0 0xf0000000
#define AT91SAM9N12_BASE_SPI1 0xf0004000
#define AT91SAM9N12_BASE_MCI 0xf0008000
#define AT91SAM9N12_BASE_SSC 0xf0010000
#define AT91SAM9N12_BASE_TCB0 0xf8008000
#define AT91SAM9N12_BASE_TC0 0xf8008000
#define AT91SAM9N12_BASE_TC1 0xf8008040
#define AT91SAM9N12_BASE_TC2 0xf8008080
#define AT91SAM9N12_BASE_TCB1 0xf800c000
#define AT91SAM9N12_BASE_TC3 0xf800c000
#define AT91SAM9N12_BASE_TC4 0xf800c040
#define AT91SAM9N12_BASE_TC5 0xf800c080
#define AT91SAM9N12_BASE_TWI0 0xf8010000
#define AT91SAM9N12_BASE_TWI1 0xf8014000
#define AT91SAM9N12_BASE_USART0 0xf801c000
#define AT91SAM9N12_BASE_USART1 0xf8020000
#define AT91SAM9N12_BASE_USART2 0xf8024000
#define AT91SAM9N12_BASE_USART3 0xf8028000
#define AT91SAM9N12_BASE_PWMC 0xf8034000
#define AT91SAM9N12_BASE_LCDC 0xf8038000
#define AT91SAM9N12_BASE_UDPFS 0xf803c000
#define AT91SAM9N12_BASE_UART0 0xf8040000
#define AT91SAM9N12_BASE_UART1 0xf8044000
#define AT91SAM9N12_BASE_TRNG 0xf8048000
#define AT91SAM9N12_BASE_ADC 0xf804c000
#define AT91_BASE_SYS 0xffffc000
/*
* System Peripherals
*/
#define AT91SAM9N12_BASE_FUSE 0xffffdc00
#define AT91SAM9N12_BASE_MATRIX 0xffffde00
#define AT91SAM9N12_BASE_PMECC 0xffffe000
#define AT91SAM9N12_BASE_PMERRLOC 0xffffe600
#define AT91SAM9N12_BASE_DDRSDRC0 0xffffe800
#define AT91SAM9N12_BASE_SMC 0xffffea00
#define AT91SAM9N12_BASE_DMA 0xffffec00
#define AT91SAM9N12_BASE_AIC 0xfffff000
#define AT91SAM9N12_BASE_DBGU 0xfffff200
#define AT91SAM9N12_BASE_PIOA 0xfffff400
#define AT91SAM9N12_BASE_PIOB 0xfffff600
#define AT91SAM9N12_BASE_PIOC 0xfffff800
#define AT91SAM9N12_BASE_PIOD 0xfffffa00
#define AT91SAM9N12_BASE_PMC 0xfffffc00
#define AT91SAM9N12_BASE_RSTC 0xfffffe00
#define AT91SAM9N12_BASE_SHDWC 0xfffffe10
#define AT91SAM9N12_BASE_PIT 0xfffffe30
#define AT91SAM9N12_BASE_WDT 0xfffffe40
#define AT91SAM9N12_BASE_GPBR 0xfffffe60
#define AT91SAM9N12_BASE_RTC 0xfffffeb0
/*
* System Peripherals (offset from AT91_BASE_SYS)
*/
#define AT91_MATRIX (0xffffde00 - AT91_BASE_SYS)
#define AT91_PMECC (0xffffe000 - AT91_BASE_SYS)
#define AT91_PMERRLOC (0xffffe600 - AT91_BASE_SYS)
#define AT91_DDRSDRC0 (0xffffe800 - AT91_BASE_SYS)
#define AT91_SMC (0xffffea00 - AT91_BASE_SYS)
#define AT91_DBGU (0xfffff200 - AT91_BASE_SYS)
#define AT91_RSTC (0xfffffe00 - AT91_BASE_SYS)
#define AT91_SHDWC (0xfffffe10 - AT91_BASE_SYS)
#define AT91_WDT (0xfffffe40 - AT91_BASE_SYS)
#define AT91_BASE_PIOA AT91SAM9N12_BASE_PIOA
#define AT91_BASE_PIOB AT91SAM9N12_BASE_PIOB
#define AT91_BASE_PIOC AT91SAM9N12_BASE_PIOC
#define AT91_BASE_PIOD AT91SAM9N12_BASE_PIOD
#define AT91_USART0 AT91SAM9X5_BASE_US0
#define AT91_USART1 AT91SAM9X5_BASE_US1
#define AT91_USART2 AT91SAM9X5_BASE_US2
#define AT91_USART3 AT91SAM9X5_BASE_US3
#define AT91_NB_USART 5
/*
* Internal Memory.
*/
#define AT91SAM9N12_SRAM_BASE 0x00300000 /* Internal SRAM base address */
#define AT91SAM9N12_SRAM_SIZE SZ_32K /* Internal SRAM size (32Kb) */
#define AT91SAM9N12_ROM_BASE 0x00100000 /* Internal ROM base address */
#define AT91SAM9N12_ROM_SIZE SZ_1M /* Internal ROM size (1Mb) */
#define AT91SAM9N12_SMD_BASE 0x00400000 /* SMD Controller */
#define AT91SAM9N12_OHCI_BASE 0x00500000 /* USB Host controller (OHCI) */
#define CONFIG_DRAM_BASE AT91_CHIPSELECT_1
#define CONSISTENT_DMA_SIZE (14 * SZ_1M)
/*
* DMA0 peripheral identifiers
* for hardware handshaking interface
*/
#define AT_DMA_ID_MCI 0
#define AT_DMA_ID_SPI0_TX 1
#define AT_DMA_ID_SPI0_RX 2
#define AT_DMA_ID_SPI1_TX 3
#define AT_DMA_ID_SPI1_RX 4
#define AT_DMA_ID_USART0_TX 5
#define AT_DMA_ID_USART0_RX 6
#define AT_DMA_ID_USART1_TX 7
#define AT_DMA_ID_USART1_RX 8
#define AT_DMA_ID_USART2_TX 9
#define AT_DMA_ID_USART2_RX 10
#define AT_DMA_ID_USART3_TX 11
#define AT_DMA_ID_USART3_RX 12
#define AT_DMA_ID_TWI0_TX 13
#define AT_DMA_ID_TWI0_RX 14
#define AT_DMA_ID_TWI1_TX 15
#define AT_DMA_ID_TWI1_RX 16
#define AT_DMA_ID_UART0_TX 17
#define AT_DMA_ID_UART0_RX 18
#define AT_DMA_ID_UART1_TX 19
#define AT_DMA_ID_UART1_RX 20
#define AT_DMA_ID_SSC_TX 21
#define AT_DMA_ID_SSC_RX 22
#define AT_DMA_ID_ADC_RX 23
#define AT_DMA_ID_DBGU_TX 24
#define AT_DMA_ID_DBGU_RX 25
#define AT_DMA_ID_AES_TX 26
#define AT_DMA_ID_AES_RX 27
#define AT_DMA_ID_SHA_RX 28
#endif
|
