blob: 6d621e01116229c32b0eb91178bb64d7cde1ef57 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
|
/*
* Chip-specific header file for the SAMA5D4 family
*
* Copyright (C) 2014 Atmel Corporation,
* Bo Shen <voice.shen@atmel.com>
*
* Common definitions.
* Based on SAMA5D4 datasheet.
*
* Licensed under GPLv2 or later.
*/
#ifndef SAMA5D4_H
#define SAMA5D4_H
/*
* Peripheral identifiers/interrupts.
*/
#define SAMA5D4_ID_PIT 3
#define SAMA5D4_ID_WDT 4
#define SAMA5D4_ID_PIOD 5
#define SAMA5D4_ID_USART0 6
#define SAMA5D4_ID_USART1 7
#define SAMA5D4_ID_DMA0 8
#define SAMA5D4_ID_ICM 9
#define SAMA5D4_ID_PKCC 10
#define SAMA5D4_ID_SCI 11
#define SAMA5D4_ID_AES 12
#define SAMA5D4_ID_AESB 13
#define SAMA5D4_ID_TDES 14
#define SAMA5D4_ID_SHA 15
#define SAMA5D4_ID_MPDDRC 16
#define SAMA5D4_ID_MATRIX1 17
#define SAMA5D4_ID_MATRIX0 18
#define SAMA5D4_ID_VDEC 19
#define SAMA5D4_ID_SECUMOD 20
#define SAMA5D4_ID_MSADCC 21
#define SAMA5D4_ID_HSMC 22
#define SAMA5D4_ID_PIOA 23
#define SAMA5D4_ID_PIOB 24
#define SAMA5D4_ID_PIOC 25
#define SAMA5D4_ID_PIOE 26
#define SAMA5D4_ID_UART0 27
#define SAMA5D4_ID_UART1 28
#define SAMA5D4_ID_USART2 29
#define SAMA5D4_ID_USART3 30
#define SAMA5D4_ID_USART4 31
#define SAMA5D4_ID_TWI0 32
#define SAMA5D4_ID_TWI1 33
#define SAMA5D4_ID_TWI2 34
#define SAMA5D4_ID_HSMCI0 35
#define SAMA5D4_ID_HSMCI1 36
#define SAMA5D4_ID_SPI0 37
#define SAMA5D4_ID_SPI1 38
#define SAMA5D4_ID_SPI2 39
#define SAMA5D4_ID_TC0 40
#define SAMA5D4_ID_TC1 41
#define SAMA5D4_ID_TC2 42
#define SAMA5D4_ID_PWM 43
#define SAMA5D4_ID_ADC 44
#define SAMA5D4_ID_DBGU 45
#define SAMA5D4_ID_UHPHS 46
#define SAMA5D4_ID_UDPHS 47
#define SAMA5D4_ID_SSC0 48
#define SAMA5D4_ID_SSC1 49
#define SAMA5D4_ID_DMA1 50
#define SAMA5D4_ID_LCDC 51
#define SAMA5D4_ID_ISI 52
#define SAMA5D4_ID_TRNG 53
#define SAMA5D4_ID_GMAC0 54
#define SAMA5D4_ID_IRQ 56
#define SAMA5D4_ID_IRQ 56
#define SAMA5D4_ID_SFC 57
#define SAMA5D4_ID_SECURAM 59
#define SAMA5D4_ID_CTB 60
#define SAMA5D4_ID_SMD 61
#define SAMA5D4_ID_TWI3 62
#define SAMA5D4_ID_CATB 63
#define SAMA5D4_ID_SFR 64
#define SAMA5D4_ID_AIC 65
#define SAMA5D4_ID_SAIC 66
#define SAMA5D4_ID_L2CC 67
/*
* User Peripheral physical base addresses.
*/
#define SAMA5D4_BASE_LCDC 0xf0000000 /* (HLCDC5) Base Address */
#define SAMA5D4_BASE_MPDDRC 0xf0010000 /* (MPDDRC) Base Address */
#define SAMA5D4_BASE_PMC 0xf0018000 /* (PMC) Base Address */
#define SAMA5D4_BASE_HSMCI0 0xf8000000 /* (MMCI0) Base Address */
#define SAMA5D4_BASE_UART0 0xf8004000 /* (UART0) Base Address */
#define SAMA5D4_BASE_SPI0 0xf8010000 /* (SPI0) Base Address */
#define SAMA5D4_BASE_TC0 0xf801c000 /* (TC0) Base Address */
#define SAMA5D4_BASE_GMAC0 0xf8020000 /* (GMAC0) Base Address */
#define SAMA5D4_BASE_USART0 0xf802c000 /* (USART0) Base Address */
#define SAMA5D4_BASE_USART1 0xf8030000 /* (USART1) Base Address */
#define SAMA5D4_BASE_HSMCI1 0xfc000000 /* (HSMCI1) Base Address */
#define SAMA5D4_BASE_UART1 0xfc004000 /* (UART1) Base Address */
#define SAMA5D4_BASE_USART2 0xfc008000 /* (USART2) Base Address */
#define SAMA5D4_BASE_USART3 0xfc00c000 /* (USART3) Base Address */
#define SAMA5D4_BASE_USART4 0xfc010000 /* (USART4) Base Address */
#define SAMA5D4_BASE_SPI1 0xfc018000 /* (SPI1) Base Address */
#define SAMA5D4_BASE_GMAC1 0xfc028000 /* (GMAC1) Base Address */
#define SAMA5D4_BASE_HSMC 0xfc05c000 /* (HSMC) Base Address */
#define SAMA5D4_BASE_PMECC 0xfc05c070 /* (PMECC) Base Address */
#define SAMA5D4_BASE_PMERRLOC 0xfc05c500 /* (PMERRLOC) Base Address */
#define SAMA5D4_BASE_PIOD 0xfc068000 /* (PIOD) Base Address */
#define SAMA5D4_BASE_RSTC 0xfc068600
#define SAMA5D4_BASE_PIT 0xfc068630 /* (PIT) Base Address */
#define SAMA5D4_BASE_DBGU 0xfc069000 /* (DBGU) Base Address */
#define SAMA5D4_BASE_PIOA 0xfc06a000 /* (PIOA) Base Address */
#define SAMA5D4_BASE_PIOB 0xfc06b000 /* (PIOB) Base Address */
#define SAMA5D4_BASE_PIOC 0xfc06c000 /* (PIOC) Base Address */
#define SAMA5D4_BASE_PIOE 0xfc06d000 /* (PIOE) Base Address */
#define SAMA5D4_BASE_AIC 0xfc06e000 /* (AIC) Base Address */
#define SAMA5D4_CHIPSELECT_3 0x80000000
/*
* Internal Memory.
*/
#define SAMA5D4_SRAM_BASE 0x00200000 /* Internal SRAM base address */
#define SAMA5D4_SRAM_SIZE (128 * SZ_1K) /* Internal SRAM size */
#endif
|
