1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
|
// SPDX-License-Identifier: GPL-2.0-or-later
#include <common.h>
#include <mach/imx/imx27-regs.h>
#include <mach/imx/weim.h>
#include <mach/imx/iomux-v1.h>
#include <linux/sizes.h>
#include <mach/imx/revision.h>
#include <mach/imx/generic.h>
#include <init.h>
#include <io.h>
static int imx27_silicon_revision(void)
{
uint32_t val;
int rev;
val = readl(MX27_SYSCTRL_BASE_ADDR);
switch (val >> 28) {
case 0:
rev = IMX_CHIP_REV_1_0;
break;
case 1:
rev = IMX_CHIP_REV_2_0;
break;
case 2:
rev = IMX_CHIP_REV_2_1;
break;
default:
rev = IMX_CHIP_REV_UNKNOWN;
break;
}
imx_set_silicon_revision("i.MX27", rev);
return 0;
}
void imx27_setup_weimcs(size_t cs, unsigned upper, unsigned lower,
unsigned additional)
{
writel(upper, MX27_WEIM_BASE_ADDR + (cs * 0x10) + 0x0);
writel(lower, MX27_WEIM_BASE_ADDR + (cs * 0x10) + 0x4);
writel(additional, MX27_WEIM_BASE_ADDR + (cs * 0x10) + 0x8);
}
/*
* Initialize MAX on i.MX27. necessary to give the DMA engine
* higher priority to the memory than the CPU. Needed for proper
* audio support
*/
#define MAX_SLAVE_MPR_OFFSET 0x0 /* Master Priority register */
#define MAX_SLAVE_AMPR_OFFSET 0x4 /* Alternate Master Priority register */
#define MAX_SLAVE_PORT0_OFFSET 0x0
#define MAX_SLAVE_PORT1_OFFSET 0x100
#define MAX_SLAVE_PORT2_OFFSET 0x200
#define MAX_MASTER_PRIO(master, prio) (((prio) << (master) * 4))
#define MASTER_IAHB 0
#define MASTER_DAHB 1
#define MASTER_EMMA 2
#define MASTER_DMA 3
#define MASTER_SLDC 4
#define MASTER_CODEC 5
static void imx27_init_max(void)
{
void __iomem *max_base = (void *)MX27_MAX_BASE_ADDR;
u32 val;
/* 0 is the highest priority */
val = MAX_MASTER_PRIO(MASTER_IAHB, 5) |
MAX_MASTER_PRIO(MASTER_DAHB, 4) |
MAX_MASTER_PRIO(MASTER_EMMA, 1) |
MAX_MASTER_PRIO(MASTER_DMA, 2) |
MAX_MASTER_PRIO(MASTER_SLDC, 0) |
MAX_MASTER_PRIO(MASTER_CODEC, 3);
writel(val, max_base + MAX_SLAVE_PORT0_OFFSET + MAX_SLAVE_MPR_OFFSET);
writel(val, max_base + MAX_SLAVE_PORT1_OFFSET + MAX_SLAVE_MPR_OFFSET);
writel(val, max_base + MAX_SLAVE_PORT2_OFFSET + MAX_SLAVE_MPR_OFFSET);
writel(val, max_base + MAX_SLAVE_PORT0_OFFSET + MAX_SLAVE_AMPR_OFFSET);
writel(val, max_base + MAX_SLAVE_PORT1_OFFSET + MAX_SLAVE_AMPR_OFFSET);
writel(val, max_base + MAX_SLAVE_PORT2_OFFSET + MAX_SLAVE_AMPR_OFFSET);
}
int imx27_init(void)
{
imx27_silicon_revision();
imx27_boot_save_loc();
add_generic_device("imx27-esdctl", DEVICE_ID_SINGLE, NULL,
MX27_ESDCTL_BASE_ADDR, 0x1000, IORESOURCE_MEM, NULL);
return 0;
}
int imx27_devices_init(void)
{
add_generic_device("imx_iim", DEVICE_ID_SINGLE, NULL,
MX27_IIM_BASE_ADDR, SZ_4K, IORESOURCE_MEM, NULL);
imx27_init_max();
add_generic_device("imx27-ccm", DEVICE_ID_SINGLE, NULL,
MX27_CCM_BASE_ADDR, 0x1000, IORESOURCE_MEM, NULL);
add_generic_device("imx1-gpt", 0, NULL, MX27_GPT1_BASE_ADDR, 0x100, IORESOURCE_MEM, NULL);
add_generic_device("imx1-gpio", 0, NULL, MX27_GPIO1_BASE_ADDR, 0x100, IORESOURCE_MEM, NULL);
add_generic_device("imx1-gpio", 1, NULL, MX27_GPIO2_BASE_ADDR, 0x100, IORESOURCE_MEM, NULL);
add_generic_device("imx1-gpio", 2, NULL, MX27_GPIO3_BASE_ADDR, 0x100, IORESOURCE_MEM, NULL);
add_generic_device("imx1-gpio", 3, NULL, MX27_GPIO4_BASE_ADDR, 0x100, IORESOURCE_MEM, NULL);
add_generic_device("imx1-gpio", 4, NULL, MX27_GPIO5_BASE_ADDR, 0x100, IORESOURCE_MEM, NULL);
add_generic_device("imx1-gpio", 5, NULL, MX27_GPIO6_BASE_ADDR, 0x100, IORESOURCE_MEM, NULL);
add_generic_device("imx21-wdt", 0, NULL, MX27_WDOG_BASE_ADDR, 0x1000, IORESOURCE_MEM, NULL);
add_generic_device("imx27-usb-misc", 0, NULL, MX27_USB_OTG_BASE_ADDR + 0x600, 0x100, IORESOURCE_MEM, NULL);
return 0;
}
|
