summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-imx/include/mach/devices-imx31.h
blob: 37eacb04367286f03d4d8b2919861486ab96b91f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
/* SPDX-License-Identifier: GPL-2.0-only */

#include <mach/imx31-regs.h>
#include <mach/devices.h>

static inline struct device_d *imx31_add_i2c0(void *pdata)
{
	return imx_add_i2c((void *)MX31_I2C1_BASE_ADDR, 0, pdata);
}

static inline struct device_d *imx31_add_i2c1(void *pdata)
{
	return imx_add_i2c((void *)MX31_I2C2_BASE_ADDR, 1, pdata);
}

static inline struct device_d *imx31_add_i2c2(void *pdata)
{
	return imx_add_i2c((void *)MX31_I2C3_BASE_ADDR, 2, pdata);
}

static inline struct device_d *imx31_add_spi0(struct spi_imx_master *pdata)
{
	return imx_add_spi_imx35((void *)MX31_CSPI1_BASE_ADDR, 0, pdata);
}

static inline struct device_d *imx31_add_spi1(struct spi_imx_master *pdata)
{
	return imx_add_spi_imx35((void *)MX31_CSPI2_BASE_ADDR, 1, pdata);
}

static inline struct device_d *imx31_add_spi2(struct spi_imx_master *pdata)
{
	return imx_add_spi_imx35((void *)MX31_CSPI3_BASE_ADDR, 2, pdata);
}

static inline struct device_d *imx31_add_uart0(void)
{
	return imx_add_uart_imx21((void *)MX31_UART1_BASE_ADDR, 0);
}

static inline struct device_d *imx31_add_uart1(void)
{
	return imx_add_uart_imx21((void *)MX31_UART2_BASE_ADDR, 1);
}

static inline struct device_d *imx31_add_uart2(void)
{
	return imx_add_uart_imx21((void *)MX31_UART3_BASE_ADDR, 2);
}

static inline struct device_d *imx31_add_uart3(void)
{
	return imx_add_uart_imx21((void *)MX31_UART4_BASE_ADDR, 3);
}

static inline struct device_d *imx31_add_uart4(void)
{
	return imx_add_uart_imx21((void *)MX31_UART5_BASE_ADDR, 4);
}

static inline struct device_d *imx31_add_nand(struct imx_nand_platform_data *pdata)
{
	return imx_add_nand((void *)MX31_NFC_BASE_ADDR, pdata);
}

static inline struct device_d *imx31_add_fb(struct imx_ipu_fb_platform_data *pdata)
{
	return imx_add_ipufb((void *)MX31_IPU_CTRL_BASE_ADDR, pdata);
}

static inline struct device_d *imx31_add_mmc0(void *pdata)
{
	return imx_add_mmc((void *)MX31_SDHC1_BASE_ADDR, 0, pdata);
}

static inline struct device_d *imx31_add_mmc1(void *pdata)
{
	return imx_add_mmc((void *)MX31_SDHC2_BASE_ADDR, 1, pdata);
}

static inline struct device_d *imx31_add_usbotg(void *pdata)
{
	return imx_add_usb((void *)MX31_USB_OTG_BASE_ADDR, 0, pdata);
}

static inline struct device_d *imx31_add_usbh1(void *pdata)
{
	return imx_add_usb((void *)MX31_USB_OTG_BASE_ADDR + 0x200, 1, pdata);
}

static inline struct device_d *imx31_add_usbh2(void *pdata)
{
	return imx_add_usb((void *)MX31_USB_OTG_BASE_ADDR + 0x400, 2, pdata);
}