1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
|
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __MACH_IMX_GPIO_H
#define __MACH_IMX_GPIO_H
#include <io.h>
/*
* i.MX lowlevel gpio functions. Only for use with lowlevel code. Use
* regular gpio functions outside of lowlevel code!
*/
static inline void imx_gpio_direction(void __iomem *gdir, void __iomem *dr,
int gpio, int out, int value)
{
uint32_t val;
val = readl(gdir);
if (out)
val |= 1 << gpio;
else
val &= ~(1 << gpio);
writel(val, gdir);
if (!out)
return;
val = readl(dr);
if (value)
val |= 1 << gpio;
else
val &= ~(1 << gpio);
writel(val, dr);
}
static inline void imx1_gpio_direction_output(void __iomem *base, int gpio, int value)
{
imx_gpio_direction(base + 0x0, base + 0x1c, gpio, 1, value);
}
#define imx21_gpio_direction_output(base, gpio, value) imx1_gpio_direction_output(base, gpio,value)
#define imx27_gpio_direction_output(base, gpio, value) imx1_gpio_direction_output(base, gpio,value)
static inline void imx31_gpio_direction_output(void __iomem *base, int gpio, int value)
{
imx_gpio_direction(base + 0x4, base + 0x0, gpio, 1, value);
}
#define imx25_gpio_direction_output(base, gpio, value) imx31_gpio_direction_output(base, gpio,value)
#define imx35_gpio_direction_output(base, gpio, value) imx31_gpio_direction_output(base, gpio,value)
#define imx51_gpio_direction_output(base, gpio, value) imx31_gpio_direction_output(base, gpio,value)
#define imx53_gpio_direction_output(base, gpio, value) imx31_gpio_direction_output(base, gpio,value)
#define imx6_gpio_direction_output(base, gpio, value) imx31_gpio_direction_output(base, gpio,value)
#define imx8m_gpio_direction_output(base, gpio, value) imx31_gpio_direction_output(base, gpio,value)
static inline void imx1_gpio_direction_input(void __iomem *base, int gpio, int value)
{
imx_gpio_direction(base + 0x0, base + 0x1c, gpio, 0, 0);
}
#define imx21_gpio_direction_input(base, gpio, value) imx1_gpio_direction_input(base, gpio)
#define imx27_gpio_direction_input(base, gpio, value) imx1_gpio_direction_input(base, gpio)
static inline void imx31_gpio_direction_input(void __iomem *base, int gpio)
{
imx_gpio_direction(base + 0x4, base + 0x0, gpio, 0, 0);
}
#define imx25_gpio_direction_input(base, gpio, value) imx31_gpio_direction_input(base, gpio)
#define imx35_gpio_direction_input(base, gpio, value) imx31_gpio_direction_input(base, gpio)
#define imx51_gpio_direction_input(base, gpio, value) imx31_gpio_direction_input(base, gpio)
#define imx53_gpio_direction_input(base, gpio, value) imx31_gpio_direction_input(base, gpio)
#define imx6_gpio_direction_input(base, gpio) imx31_gpio_direction_input(base, gpio)
#define imx8m_gpio_direction_input(base, gpio) imx31_gpio_direction_input(base, gpio)
static inline int imx1_gpio_val(void __iomem *base, int gpio)
{
return readl(base + 0x1c) & (1 << gpio) ? 1 : 0;
}
static inline int imx31_gpio_val(void __iomem *base, int gpio)
{
return readl(base) & (1 << gpio) ? 1 : 0;
}
#define imx21_gpio_val(base, gpio) imx1_gpio_val(base, gpio)
#define imx27_gpio_val(base, gpio) imx1_gpio_val(base, gpio)
#define imx25_gpio_val(base, gpio) imx31_gpio_val(base, gpio)
#define imx35_gpio_val(base, gpio) imx31_gpio_val(base, gpio)
#define imx51_gpio_val(base, gpio) imx31_gpio_val(base, gpio)
#define imx53_gpio_val(base, gpio) imx31_gpio_val(base, gpio)
#define imx6_gpio_val(base, gpio) imx31_gpio_val(base, gpio)
#define imx8m_gpio_val(base, gpio) imx31_gpio_val(base, gpio)
#endif /* __MACH_IMX_GPIO_H */
|