blob: 96e52486c3fb9c45c93a2560ebf651d4dbac6c6b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
#ifndef __MACH_RESET_REASON_H__
#define __MACH_RESET_REASON_H__
#include <reset_source.h>
#define IMX_SRC_SRSR_IPP_RESET BIT(0)
#define IMX_SRC_SRSR_CSU_RESET BIT(1)
#define IMX_SRC_SRSR_IPP_USER_RESET BIT(3)
#define IMX_SRC_SRSR_WDOG1_RESET BIT(4)
#define IMX_SRC_SRSR_JTAG_RESET BIT(5)
#define IMX_SRC_SRSR_JTAG_SW_RESET BIT(6)
#define IMX_SRC_SRSR_WDOG3_RESET BIT(7)
#define IMX_SRC_SRSR_WDOG4_RESET BIT(8)
#define IMX_SRC_SRSR_TEMPSENSE_RESET BIT(9)
#define IMX_SRC_SRSR_WARM_BOOT BIT(16)
#define IMX6_SRC_SRSR 0x008
#define IMX7_SRC_SRSR 0x05c
struct imx_reset_reason {
uint32_t mask;
enum reset_src_type type;
int instance;
};
void imx_set_reset_reason(void __iomem *, const struct imx_reset_reason *);
#endif /* __MACH_RESET_REASON_H__ */
|
