1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
|
/*
* Copyright (C) 2013
* Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
* Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#include <common.h>
#include <init.h>
#include <io.h>
#include <of.h>
#include <of_address.h>
#include <linux/clk.h>
#include <mach/common.h>
#include <mach/socid.h>
/*
* Marvell MVEBU SoC id and revision can be read from any PCIe
* controller port.
*/
u16 soc_devid;
EXPORT_SYMBOL(soc_devid);
u16 soc_revid;
EXPORT_SYMBOL(soc_revid);
static const struct of_device_id mvebu_pcie_of_ids[] = {
{ .compatible = "marvell,armada-xp-pcie", },
{ .compatible = "marvell,armada-370-pcie", },
{ .compatible = "marvell,dove-pcie" },
{ .compatible = "marvell,kirkwood-pcie" },
{ },
};
static int mvebu_soc_id_init(void)
{
struct device_node *np, *cnp;
struct clk *clk;
void __iomem *base;
np = of_find_matching_node(NULL, mvebu_pcie_of_ids);
if (!np)
return -ENODEV;
for_each_child_of_node(np, cnp) {
base = of_iomap(cnp, 0);
if (!base)
continue;
clk = of_clk_get(cnp, 0);
if (IS_ERR(clk))
continue;
clk_enable(clk);
soc_devid = readl(base + PCIE_VEN_DEV_ID) >> 16;
soc_revid = readl(base + PCIE_REV_ID) & REV_ID_MASK;
clk_disable(clk);
break;
}
if (!soc_devid) {
pr_err("Unable to read SoC id from PCIe ports\n");
return -EINVAL;
}
pr_info("SoC: Marvell %04x rev %d\n", soc_devid, soc_revid);
return 0;
}
postcore_initcall(mvebu_soc_id_init);
/*
* Memory size is set up by BootROM and can be read from SoC's ram controller
* registers. Fixup provided DTs to reflect accessible amount of directly
* attached RAM. Removable RAM, e.g. SODIMM, should be added by a per-board
* fixup.
*/
int mvebu_set_memory(u64 phys_base, u64 phys_size)
{
struct device_node *np, *root;
__be32 reg[4];
int na, ns;
root = of_get_root_node();
if (!root)
return -EINVAL;
np = of_find_node_by_path("/memory");
if (!np)
np = of_create_node(root, "/memory");
if (!np)
return -EINVAL;
na = of_n_addr_cells(np);
ns = of_n_size_cells(np);
if (na == 2) {
reg[0] = cpu_to_be32(phys_base >> 32);
reg[1] = cpu_to_be32(phys_base & 0xffffffff);
} else {
reg[0] = cpu_to_be32(phys_base & 0xffffffff);
}
if (ns == 2) {
reg[2] = cpu_to_be32(phys_size >> 32);
reg[3] = cpu_to_be32(phys_size & 0xffffffff);
} else {
reg[1] = cpu_to_be32(phys_size & 0xffffffff);
}
if (of_set_property(np, "device_type", "memory", sizeof("memory"), 1) ||
of_set_property(np, "reg", reg, sizeof(u32) * (na + ns), 1))
pr_err("Unable to fixup memory node\n");
return 0;
}
|
