blob: 3314fafcc16898735ca9cccc9a5d1ae1a8d2a8ef (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
#ifndef _MACH_GENERIC_H
#define _MACH_GENERIC_H
/* I2C controller revisions */
#define OMAP_I2C_REV_2 0x20
/* I2C controller revisions present on specific hardware */
#define OMAP_I2C_REV_ON_2430 0x36
#define OMAP_I2C_REV_ON_3430 0x3C
#define OMAP_I2C_REV_ON_4430 0x40
#ifdef CONFIG_ARCH_OMAP
#define cpu_is_omap2430() (1)
#else
#define cpu_is_omap2430() (0)
#endif
#ifdef CONFIG_ARCH_OMAP3
#define cpu_is_omap34xx() (1)
#else
#define cpu_is_omap34xx() (0)
#endif
#ifdef CONFIG_ARCH_OMAP4
#define cpu_is_omap4xxx() (1)
#else
#define cpu_is_omap4xxx() (0)
#endif
#ifdef CONFIG_ARCH_AM33XX
#define cpu_is_am33xx() (1)
#else
#define cpu_is_am33xx() (0)
#endif
struct omap_barebox_part {
unsigned int nand_offset;
unsigned int nand_size;
unsigned int nor_offset;
unsigned int nor_size;
};
#ifdef CONFIG_SHELL_NONE
int omap_set_barebox_part(struct omap_barebox_part *part);
#else
static inline int omap_set_barebox_part(struct omap_barebox_part *part)
{
return 0;
}
#endif
extern uint32_t omap_bootinfo[3];
void omap_save_bootinfo(void);
#endif
|
