blob: f9c6d91b5bd61315f83d9c59ca48331cc9e43055 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
/*
* Copyright (C) 2009 Juergen Beisert, Pengutronix
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*
*/
#ifndef MACH_S3C24XX_NAND_H
# define MACH_S3C24XX_NAND_H
#ifdef CONFIG_S3C_NAND_BOOT
extern void s3c24x0_nand_load_image(void*, int, int);
#endif
/**
* Locate the timing bits for the NFCONF register
* @param setup is the TACLS clock count
* @param access is the TWRPH0 clock count
* @param hold is the TWRPH1 clock count
*
* @note A clock count of 0 means always 1 HCLK clock.
* @note Clock count settings depend on the NAND flash requirements and the current HCLK speed
*/
#ifdef CONFIG_CPU_S3C2410
# define CALC_NFCONF_TIMING(setup, access, hold) \
((setup << 8) + (access << 4) + (hold << 0))
#endif
#ifdef CONFIG_CPU_S3C2440
# define CALC_NFCONF_TIMING(setup, access, hold) \
((setup << 12) + (access << 8) + (hold << 4))
#endif
/**
* Define platform specific data for the NAND controller and its device
*/
struct s3c24x0_nand_platform_data {
uint32_t nand_timing; /**< value for the NFCONF register (timing bits only) */
char flash_bbt; /**< force a flash based BBT */
};
/**
* @file
* @brief Basic declaration to use the s3c24x0 NAND driver
*/
#endif /* MACH_S3C24XX_NAND_H */
|
