summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-socfpga/arria10-reset-manager.c
blob: 76adc1702c6979cf3e81b804c4b4c6a6d0c92a0c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
/*
 * Copyright (C) 2014-2016 Altera Corporation <www.altera.com>
 *
 * SPDX-License-Identifier:	GPL-2.0
 */

#include <common.h>
#include <bootsource.h>
#include <errno.h>
#include <io.h>
#include <mach/generic.h>
#include <mach/arria10-pinmux.h>
#include <mach/arria10-regs.h>
#include <mach/arria10-reset-manager.h>
#include <mach/arria10-system-manager.h>

void arria10_reset_peripherals(void)
{
	enum bootsource src;

	uint32_t mask = ARRIA10_RSTMGR_PER0MODRST_EMAC0OCP |
		ARRIA10_RSTMGR_PER0MODRST_EMAC1OCP |
		ARRIA10_RSTMGR_PER0MODRST_EMAC2OCP |
		ARRIA10_RSTMGR_PER0MODRST_USB0OCP |
		ARRIA10_RSTMGR_PER0MODRST_USB1OCP |
		ARRIA10_RSTMGR_PER0MODRST_NANDOCP |
		ARRIA10_RSTMGR_PER0MODRST_QSPIOCP;

	src = arria10_get_bootsource();
	if (src == BOOTSOURCE_MMC) {
		mask |= ARRIA10_RSTMGR_PER0MODRST_SDMMC;
		mask |= ARRIA10_RSTMGR_PER0MODRST_SDMMCOCP;
	}

	/* disable all components except the ECC_OCP and bootsource */
	writel(0xffffffff, ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER1MODRST);
	writel(~mask, ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER0MODRST);

	mask = 0xffffffff;

	if (src == BOOTSOURCE_MMC) {
		mask &= ~ARRIA10_RSTMGR_PER0MODRST_SDMMC;
		mask &= ~ARRIA10_RSTMGR_PER0MODRST_SDMMCOCP;
	}

	/* Finally disable the ECC_OCP */
	writel(mask, ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER0MODRST);
}

void arria10_reset_deassert_dedicated_peripherals(void)
{
	uint32_t mask;

	mask = ARRIA10_RSTMGR_PER0MODRST_SDMMCOCP |
	       ARRIA10_RSTMGR_PER0MODRST_QSPIOCP |
	       ARRIA10_RSTMGR_PER0MODRST_NANDOCP |
	       ARRIA10_RSTMGR_PER0MODRST_DMAOCP;

	/* enable ECC OCP first */
	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER0MODRST, mask);

	mask = ARRIA10_RSTMGR_PER0MODRST_QSPI |
	       ARRIA10_RSTMGR_PER0MODRST_NAND |
	       ARRIA10_RSTMGR_PER0MODRST_DMA;

	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER0MODRST, mask);

	mask = ARRIA10_RSTMGR_PER1MODRST_L4SYSTIMER0 |
	       ARRIA10_RSTMGR_PER1MODRST_UART1 |
	       ARRIA10_RSTMGR_PER1MODRST_UART0;

	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER1MODRST, mask);

	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER0MODRST,
		     ARRIA10_RSTMGR_OCP_MASK);
	mask = ARRIA10_RSTMGR_PER0MODRST_EMAC1 |
		ARRIA10_RSTMGR_PER0MODRST_EMAC2 |
		ARRIA10_RSTMGR_PER0MODRST_EMAC0 |
		ARRIA10_RSTMGR_PER0MODRST_SPIS0 |
		ARRIA10_RSTMGR_PER0MODRST_SPIM0;
	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER0MODRST, mask);

	mask = ARRIA10_RSTMGR_PER1MODRST_I2C3 |
	       ARRIA10_RSTMGR_PER1MODRST_I2C4 |
	       ARRIA10_RSTMGR_PER1MODRST_I2C2 |
	       ARRIA10_RSTMGR_PER1MODRST_UART1 |
	       ARRIA10_RSTMGR_PER1MODRST_GPIO2;
	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER1MODRST, mask);
}

static const uint32_t per0fpgamasks[] = {
	ARRIA10_RSTMGR_PER0MODRST_EMAC0OCP | ARRIA10_RSTMGR_PER0MODRST_EMAC0,
	ARRIA10_RSTMGR_PER0MODRST_EMAC1OCP | ARRIA10_RSTMGR_PER0MODRST_EMAC1,
	ARRIA10_RSTMGR_PER0MODRST_EMAC2OCP | ARRIA10_RSTMGR_PER0MODRST_EMAC2,
	0, /* i2c0 per0mod */
	0, /* i2c1 per0mod */
	0, /* i2c0_emac */
	0, /* i2c1_emac */
	0, /* i2c2_emac */
	ARRIA10_RSTMGR_PER0MODRST_NANDOCP | ARRIA10_RSTMGR_PER0MODRST_NAND,
	ARRIA10_RSTMGR_PER0MODRST_QSPIOCP | ARRIA10_RSTMGR_PER0MODRST_QSPI,
	ARRIA10_RSTMGR_PER0MODRST_SDMMCOCP | ARRIA10_RSTMGR_PER0MODRST_SDMMC,
	ARRIA10_RSTMGR_PER0MODRST_SPIM0,
	ARRIA10_RSTMGR_PER0MODRST_SPIM1,
	ARRIA10_RSTMGR_PER0MODRST_SPIS0,
	ARRIA10_RSTMGR_PER0MODRST_SPIS1,
	0, /* uart0 per0mod */
	0, /* uart1 per0mod */
};

static const uint32_t per1fpgamasks[] = {
	0, /* emac0 per0mod */
	0, /* emac1 per0mod */
	0, /* emac2 per0mod */
	ARRIA10_RSTMGR_PER1MODRST_I2C0,
	ARRIA10_RSTMGR_PER1MODRST_I2C1,
	ARRIA10_RSTMGR_PER1MODRST_I2C2,
	ARRIA10_RSTMGR_PER1MODRST_I2C3,
	ARRIA10_RSTMGR_PER1MODRST_I2C4,
	0, /* nand per0mod */
	0, /* qspi per0mod */
	0, /* sdmmc per0mod */
	0, /* spim0 per0mod */
	0, /* spim1 per0mod */
	0, /* spis0 per0mod */
	0, /* spis1 per0mod */
	ARRIA10_RSTMGR_PER1MODRST_UART0,
	ARRIA10_RSTMGR_PER1MODRST_UART1,
};

void arria10_reset_deassert_fpga_peripherals(void)
{
	uint32_t mask0 = 0;
	uint32_t mask1 = 0;
	uint32_t fpga_pinux_addr = ARRIA10_PINMUX_FPGA_INTERFACE_ADDR;
	int i;

	for (i = 0; i < ARRAY_SIZE(per1fpgamasks); i++) {
		if (readl(fpga_pinux_addr)) {
			mask0 |= per0fpgamasks[i];
			mask1 |= per1fpgamasks[i];
		}
		fpga_pinux_addr += sizeof(uint32_t);
	}

	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER0MODRST,
		     mask0 & ARRIA10_RSTMGR_OCP_MASK);
	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER0MODRST, mask0);
	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER1MODRST, mask1);
}

void arria10_reset_deassert_shared_peripherals_q1(uint32_t *mask0,
						  uint32_t *mask1)
{
	uint32_t pinmux_addr = ARRIA10_PINMUX_SHARED_3V_IO_GRP_ADDR;
	int q1;

	for (q1 = 1; q1 <= 12; q1++, pinmux_addr += sizeof(uint32_t)) {
		switch (readl(pinmux_addr)) {
		case ARRIA10_PINMUX_SHARED_IO_Q1_GPIO:
			*mask1 |= ARRIA10_RSTMGR_PER1MODRST_GPIO0;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q1_NAND:
			*mask0 |= ARRIA10_RSTMGR_PER0MODRST_NANDOCP|
				ARRIA10_RSTMGR_PER0MODRST_NAND;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q1_UART:
			if ((q1 >= 1) && (q1 <= 4))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_UART0;
			else if ((q1 >= 5) && (q1 <= 8))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_UART1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q1_QSPI:
			if ((q1 >= 5) && (q1 <= 6))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_QSPIOCP |
					  ARRIA10_RSTMGR_PER0MODRST_QSPI;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q1_USB:
			*mask0 |= ARRIA10_RSTMGR_PER0MODRST_USB0OCP |
			    ARRIA10_RSTMGR_PER0MODRST_USB0;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q1_SDMMC:
			if ((q1 >= 1) && (q1 <= 10))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SDMMCOCP |
					  ARRIA10_RSTMGR_PER0MODRST_SDMMC;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q1_SPIM:
			if ((q1 == 1) || ((q1 >= 5) && (q1 <= 8)))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SPIM0;
			else if ((q1 == 2) || ((q1 >= 9) && (q1 <= 12)))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SPIM1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q1_SPIS:
			if ((q1 >= 1) && (q1 <= 4))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SPIS0;
			else if ((q1 >= 9) && (q1 <= 12))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SPIS1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q1_EMAC:
			if ((q1 == 7) || (q1 == 8))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_EMAC2OCP |
					  ARRIA10_RSTMGR_PER0MODRST_EMAC2;
			else if ((q1 == 9) || (q1 == 10))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_EMAC1OCP |
					  ARRIA10_RSTMGR_PER0MODRST_EMAC1;
			else if ((q1 == 11) || (1 == 12))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_EMAC0OCP |
					  ARRIA10_RSTMGR_PER0MODRST_EMAC0;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q1_I2C:
			if ((q1 == 3) || (q1 == 4))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C1;
			else if ((q1 == 5) || (q1 == 6))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C0;
			else if ((q1 == 7) || (q1 == 8))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C4;
			else if ((q1 == 9) || (q1 == 10))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C3;
			else if ((q1 == 11) || (q1 == 12))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C2;
			break;
		}
	}
}

void arria10_reset_deassert_shared_peripherals_q2(uint32_t *mask0,
						  uint32_t *mask1)
{
	uint32_t pinmux_addr = ARRIA10_PINMUX_SHARED_3V_IO_GRP_ADDR;
	int q2;

	for (q2 = 1; q2 <= 12; q2++, pinmux_addr += sizeof(uint32_t)) {
		switch (readl(pinmux_addr)) {
		case ARRIA10_PINMUX_SHARED_IO_Q2_GPIO:
			*mask1 |= ARRIA10_RSTMGR_PER1MODRST_GPIO0;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q2_NAND:
			if ((q2 != 4) && (q2 != 5))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_NANDOCP |
					  ARRIA10_RSTMGR_PER0MODRST_NAND;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q2_UART:
			if ((q2 >= 9) && (q2 <= 12))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_UART0;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q2_USB:
			*mask0 |= ARRIA10_RSTMGR_PER0MODRST_USB1OCP |
				  ARRIA10_RSTMGR_PER0MODRST_USB1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q2_EMAC:
			*mask0 |= ARRIA10_RSTMGR_PER0MODRST_EMAC0OCP |
				  ARRIA10_RSTMGR_PER0MODRST_EMAC0;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q2_SPIM:
			if ((q2 >= 8) && (q2 <= 12))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SPIM1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q2_SPIS:
			if ((q2 >= 9) && (q2 <= 12))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SPIS0;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q2_I2C:
			if ((q2 == 9) || (q2 == 10))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C1;
			else if ((q2 == 11) || (q2 == 12))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C0;
			break;
		}
	}
}

void arria10_reset_deassert_shared_peripherals_q3(uint32_t *mask0,
						  uint32_t *mask1)
{
	uint32_t pinmux_addr = ARRIA10_PINMUX_SHARED_3V_IO_GRP_ADDR;
	int q3;

	for (q3 = 1; q3 <= 12; q3++, pinmux_addr += sizeof(uint32_t)) {
		switch (readl(pinmux_addr)) {
		case ARRIA10_PINMUX_SHARED_IO_Q3_GPIO:
			*mask1 |= ARRIA10_RSTMGR_PER1MODRST_GPIO1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q3_NAND:
			*mask0 |= ARRIA10_RSTMGR_PER0MODRST_NANDOCP |
				  ARRIA10_RSTMGR_PER0MODRST_NAND;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q3_UART:
			if ((q3 >= 1) && (q3 <= 4))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_UART0;
			else if ((q3 >= 5) && (q3 <= 8))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_UART1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q3_EMAC1:
			*mask0 |= ARRIA10_RSTMGR_PER0MODRST_EMAC1OCP |
				  ARRIA10_RSTMGR_PER0MODRST_EMAC1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q3_SPIM:
			if ((q3 >= 1) && (q3 <= 5))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SPIM1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q3_SPIS:
			if ((q3 >= 5) && (q3 <= 8))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SPIS1;
			else if ((q3 >= 9) && (q3 <= 12))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SPIS0;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q3_EMAC0:
			if ((q3 == 9) || (q3 == 10))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_EMAC2OCP |
					  ARRIA10_RSTMGR_PER0MODRST_EMAC2;
			else if ((q3 == 11) || (q3 == 12))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_EMAC0OCP |
					  ARRIA10_RSTMGR_PER0MODRST_EMAC0;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q3_I2C:
			if ((q3 == 7) || (q3 == 8))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C1;
			else if ((q3 == 3) || (q3 == 4))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C0;
			else if ((q3 == 9) || (q3 == 10))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C4;
			else if ((q3 == 11) || (q3 == 12))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C2;
			break;
		}
	}
}

void arria10_reset_deassert_shared_peripherals_q4(uint32_t *mask0, uint32_t *mask1)
{
	uint32_t pinmux_addr = ARRIA10_PINMUX_SHARED_3V_IO_GRP_ADDR;
	int q4;

	for (q4 = 1; q4 <= 12; q4++, pinmux_addr += sizeof(uint32_t)) {
		switch (readl(pinmux_addr)) {
		case ARRIA10_PINMUX_SHARED_IO_Q4_GPIO:
			*mask1 |= ARRIA10_RSTMGR_PER1MODRST_GPIO1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q4_NAND:
			if (q4 != 4)
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_NANDOCP |
					  ARRIA10_RSTMGR_PER0MODRST_NAND;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q4_UART:
			if ((q4 >= 3) && (q4 <= 6))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_UART1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q4_QSPI:
			if ((q4 == 5) || (q4 == 6))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_QSPIOCP |
					  ARRIA10_RSTMGR_PER0MODRST_QSPI;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q4_EMAC1:
			*mask0 |= ARRIA10_RSTMGR_PER0MODRST_EMAC2OCP |
				  ARRIA10_RSTMGR_PER0MODRST_EMAC2;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q4_SDMMC:
			if ((q4 >= 1) && (q4 <= 6))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SDMMCOCP |
					  ARRIA10_RSTMGR_PER0MODRST_SDMMC;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q4_SPIM:
			if ((q4 >= 6) && (q4 <= 12))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SPIM0;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q4_SPIS:
			if ((q4 >= 9) && (q4 <= 12))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_SPIS1;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q4_EMAC0:
			if ((q4 == 7) || (q4 == 8))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_EMAC1OCP |
					  ARRIA10_RSTMGR_PER0MODRST_EMAC1;
			else if ((q4 == 11) || (q4 == 12))
				*mask0 |= ARRIA10_RSTMGR_PER0MODRST_EMAC0OCP |
					  ARRIA10_RSTMGR_PER0MODRST_EMAC0;
			break;
		case ARRIA10_PINMUX_SHARED_IO_Q4_I2C:
			if ((q4 == 1) || (q4 == 2))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C1;
			else if ((q4 == 7) || (q4 == 8))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C3;
			else if ((q4 == 9) || (q4 == 10))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C4;
			else if ((q4 == 11) || (q4 == 12))
				*mask1 |= ARRIA10_RSTMGR_PER1MODRST_I2C2;
			break;
		}
	}
}

void arria10_reset_deassert_shared_peripherals(void)
{
	uint32_t mask0 = 0;
	uint32_t mask1 = 0;

	arria10_reset_deassert_shared_peripherals_q1(&mask0, &mask1);
	arria10_reset_deassert_shared_peripherals_q2(&mask0, &mask1);
	arria10_reset_deassert_shared_peripherals_q3(&mask0, &mask1);
	arria10_reset_deassert_shared_peripherals_q4(&mask0, &mask1);

	mask1 |= ARRIA10_RSTMGR_PER1MODRST_WATCHDOG1 |
		 ARRIA10_RSTMGR_PER1MODRST_L4SYSTIMER1 |
		 ARRIA10_RSTMGR_PER1MODRST_SPTIMER0 |
		 ARRIA10_RSTMGR_PER1MODRST_SPTIMER1;

	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER0MODRST,
		     mask0 & ARRIA10_RSTMGR_OCP_MASK);
	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER1MODRST, mask1);
	clrbits_le32(ARRIA10_RSTMGR_ADDR + ARRIA10_RSTMGR_PER0MODRST, mask0);
}