blob: 9d6dd1f26cc644a1f444cfd32036443c4e0ba75f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
#ifndef __MACH_SOCFPGA_GENERIC_H
#define __MACH_SOCFPGA_GENERIC_H
#include <linux/types.h>
struct socfpga_cm_config;
struct socfpga_io_config;
struct arria10_mainpll_cfg;
struct arria10_perpll_cfg;
struct arria10_pinmux_cfg;
void arria10_init(struct arria10_mainpll_cfg *mainpll,
struct arria10_perpll_cfg *perpll, uint32_t *pinmux);
void socfpga_lowlevel_init(struct socfpga_cm_config *cm_config,
struct socfpga_io_config *io_config);
#if defined(CONFIG_ARCH_SOCFPGA_CYCLONE5)
void socfpga_cyclone5_mmc_init(void);
void socfpga_cyclone5_uart_init(void);
void socfpga_cyclone5_timer_init(void);
void socfpga_cyclone5_qspi_init(void);
#else
static inline void socfpga_cyclone5_mmc_init(void)
{
return;
}
static inline void socfpga_cyclone5_uart_init(void)
{
return;
}
static inline void socfpga_cyclone5_timer_init(void)
{
return;
}
static inline void socfpga_cyclone5_qspi_init(void)
{
return;
}
#endif
static inline void __udelay(unsigned us)
{
volatile unsigned int i;
for (i = 0; i < us * 3; i++);
}
struct socfpga_barebox_part {
unsigned int nor_offset;
unsigned int nor_size;
const char *mmc_disk;
};
/* Partition/device for xloader to load main bootloader from */
extern const struct socfpga_barebox_part *barebox_part;
#endif /* __MACH_SOCFPGA_GENERIC_H */
|