1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
/* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause */
/*
* Copyright (C) 2018, STMicroelectronics - All Rights Reserved
*/
#ifndef __MACH_STM32_BOOTSOURCE_H__
#define __MACH_STM32_BOOTSOURCE_H__
enum stm32mp_boot_device {
STM32MP_BOOT_FLASH_SD = 0x10, /* .. 0x13 */
STM32MP_BOOT_FLASH_EMMC = 0x20, /* .. 0x23 */
STM32MP_BOOT_FLASH_NAND = 0x30,
STM32MP_BOOT_FLASH_NAND_FMC = 0x31,
STM32MP_BOOT_FLASH_NOR = 0x40,
STM32MP_BOOT_FLASH_NOR_QSPI = 0x41,
STM32MP_BOOT_SERIAL_UART = 0x50, /* .. 0x58 */
STM32MP_BOOT_SERIAL_USB = 0x60,
STM32MP_BOOT_SERIAL_USB_OTG = 0x62,
};
enum stm32mp_forced_boot_mode {
STM32MP_BOOT_NORMAL = 0x00,
STM32MP_BOOT_FASTBOOT = 0x01,
STM32MP_BOOT_RECOVERY = 0x02,
STM32MP_BOOT_STM32PROG = 0x03,
STM32MP_BOOT_UMS_MMC0 = 0x10,
STM32MP_BOOT_UMS_MMC1 = 0x11,
STM32MP_BOOT_UMS_MMC2 = 0x12,
};
enum stm32mp_forced_boot_mode st32mp_get_forced_boot_mode(void);
#endif
|