blob: 0e655b65a1c4c57ef949e72bf9b24bec046f7375 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
#include "skeleton.dtsi"
/ {
soc {
compatible = "simple-bus";
model = "Ingenic JZ4755";
#address-cells = <1>;
#size-cells = <1>;
ranges;
serial0: serial@b0030000 {
compatible = "ingenic,jz4740-uart";
reg = <0xb0030000 0x20>;
reg-shift = <2>;
clock-frequency = <12000000>;
status = "disabled";
};
serial1: serial@b0031000 {
compatible = "ingenic,jz4740-uart";
reg = <0xb0031000 0x20>;
reg-shift = <2>;
clock-frequency = <12000000>;
status = "disabled";
};
serial2: serial@b0032000 {
compatible = "ingenic,jz4740-uart";
reg = <0xb0032000 0x20>;
reg-shift = <2>;
clock-frequency = <12000000>;
status = "disabled";
};
gpio0: gpio@10010000 {
compatible = "ingenic,jz4740-gpio";
gpio-controller;
reg = <0xb0010000 0x100>;
#gpio-cells = <2>;
};
gpio1: gpio@10010100 {
compatible = "ingenic,jz4740-gpio";
gpio-controller;
reg = <0xb0010100 0x100>;
#gpio-cells = <2>;
};
gpio2: gpio@10010200 {
compatible = "ingenic,jz4740-gpio";
gpio-controller;
reg = <0xb0010200 0x100>;
#gpio-cells = <2>;
};
gpio3: gpio@10010300 {
compatible = "ingenic,jz4740-gpio";
gpio-controller;
reg = <0xb0010300 0x100>;
#gpio-cells = <2>;
};
gpio4: gpio@10010400 {
compatible = "ingenic,jz4740-gpio";
gpio-controller;
reg = <0xb0010400 0x100>;
#gpio-cells = <2>;
};
gpio5: gpio@10010500 {
compatible = "ingenic,jz4740-gpio";
gpio-controller;
reg = <0xb0010500 0x100>;
#gpio-cells = <2>;
};
};
};
|
