summaryrefslogtreecommitdiffstats
path: root/arch/mips/dts/jz4780.dtsi
blob: 9f0de5d1aea8ecf55f77f1bdd0e3838599e30056 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
#include "skeleton.dtsi"

/ {
	soc {
		model = "Ingenic JZ4780";
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges = <>;

		wdt: wdt@10002000 {
			compatible = "ingenic,jz4740-wdt";
			reg = <0x10002000 0x10>;
		};

		uart0: serial@10030000 {
			compatible = "ingenic,jz4740-uart";
			reg = <0x10030000 0x100>;
			reg-shift = <2>;
			clock-frequency = <48000000>;
			status = "disabled";
		};

		uart1: serial@10031000 {
			compatible = "ingenic,jz4740-uart";
			reg = <0x10031000 0x100>;
			reg-shift = <2>;
			clock-frequency = <48000000>;
			status = "disabled";
		};

		uart2: serial@10032000 {
			compatible = "ingenic,jz4740-uart";
			reg = <0x10032000 0x100>;
			reg-shift = <2>;
			clock-frequency = <48000000>;
			status = "disabled";
		};

		uart3: serial@10033000 {
			compatible = "ingenic,jz4740-uart";
			reg = <0x10033000 0x100>;
			reg-shift = <2>;
			clock-frequency = <48000000>;
			status = "disabled";
		};

		uart4: serial@10034000 {
			compatible = "ingenic,jz4740-uart";
			reg = <0x10034000 0x100>;
			reg-shift = <2>;
			clock-frequency = <48000000>;
			status = "disabled";
		};
	};
};