summaryrefslogtreecommitdiffstats
path: root/arch/mips/dts/tplink-mr3020.dts
blob: 831fab8108fcdb5f847500bd09869ef4f4375eb0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
/dts-v1/;

#include <dt-bindings/gpio/gpio.h>

#include <mips/qca/ar9331.dtsi>

/ {
	model = "TP-Link TL-MR3020";
	compatible = "tplink,tl-mr3020";

	aliases {
		spiflash = &spiflash;
	};

	memory@0 {
		device_type = "memory";
		reg = <0x00000000 0x2000000>;
	};

	leds {
		compatible = "gpio-leds";

		wlan {
			label = "tp-link:green:wlan";
			gpios = <&gpio 0 GPIO_ACTIVE_HIGH>;
			default-state = "off";
		};

		lan {
			label = "tp-link:green:lan";
			gpios = <&gpio 17 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		wps {
			label = "tp-link:green:wps";
			gpios = <&gpio 26 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		led3g {
			label = "tp-link:green:3g";
			gpios = <&gpio 27 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};
	};
};

&ref {
	clock-frequency = <25000000>;
};

&uart {
	status = "okay";
};

&gpio {
	status = "okay";
};

&spi {
	num-chipselects = <1>;
	status = "okay";

	/* Spansion S25FL032PIF SPI flash */
	spiflash: s25sl032p@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spansion,s25sl032p", "jedec,spi-nor";
		spi-max-frequency = <104000000>;
		reg = <0>;
	};
};