summaryrefslogtreecommitdiffstats
path: root/arch/ppc/boards/owc-da923rc/config.h
blob: 3895324e95533a873d009db01e14d868ecacdd64 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
/*
 * Copyright 2013 GE Intelligent Platforms, Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * DA923RC board configuration file.
 */

#ifndef __CONFIG_H
#define __CONFIG_H

#define CFG_SYS_CLK_FREQ	66666666

#define CFG_FLASH_CFI_WIDTH FLASH_CFI_16BIT
#define CFG_CHIP_SELECTS_PER_CTRL   1

/*
 * Memory map
 *
 * 0x0000_0000	0x1fff_ffff	DDR		512MB Cacheable
 * 0xe000_0000	0xe00f_ffff	CCSR		1M non-cacheable
 * 0xf400_0000	0xf400_3fff	L1 for stack	4K Cacheable TLB0
 *
 */
#define CFG_SDRAM_BASE		0x00000000

#define CFG_CCSRBAR_DEFAULT	0xff700000
#define CFG_CCSRBAR		0xe0000000
#define CFG_CCSRBAR_PHYS	CFG_CCSRBAR
#define CFG_IMMR		CFG_CCSRBAR

/* Initial memory for global storage and stack.  */
#define CFG_INIT_RAM_ADDR	0xf4000000
#define CFG_INIT_RAM_SIZE	0x00004000
#define CFG_INIT_BI_SIZE	0x100
#define CFG_INIT_SP_OFFSET	(CFG_INIT_RAM_SIZE - CFG_INIT_BI_SIZE)

#define BOOT_BLOCK		0xfc000000

#define BOARD_TYPE_UNKNOWN	-1
#define BOARD_TYPE_NONE		0
#define BOARD_TYPE_DA923	1
#define BOARD_TYPE_GBX460	2

#endif /* __CONFIG_H */