1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
/*
* Copyright (C) 2015 Altera Corporation. All rights reserved
*
* This program is free software; you can redistribute it and/or modify
* it under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along with
* this program. If not, see <http://www.gnu.org/licenses/>.
*/
#include <common.h>
#include <io.h>
#include <malloc.h>
#include <linux/clk.h>
#include <linux/clkdev.h>
#include "clk.h"
#define CLK_MGR_FREE_SHIFT 16
#define CLK_MGR_FREE_MASK 0x7
#define SOCFPGA_MPU_FREE_CLK "mpu_free_clk"
#define SOCFPGA_NOC_FREE_CLK "noc_free_clk"
#define SOCFPGA_SDMMC_FREE_CLK "sdmmc_free_clk"
#define to_socfpga_periph_clk(p) container_of(p, struct socfpga_periph_clk, clk)
static unsigned long clk_periclk_recalc_rate(struct clk *clk,
unsigned long parent_rate)
{
struct socfpga_periph_clk *socfpgaclk = to_socfpga_periph_clk(clk);
u32 div;
if (socfpgaclk->fixed_div) {
div = socfpgaclk->fixed_div;
} else if (socfpgaclk->div_reg) {
div = readl(socfpgaclk->div_reg) >> socfpgaclk->shift;
div &= GENMASK(socfpgaclk->width - 1, 0);
div += 1;
} else {
div = ((readl(socfpgaclk->reg) & 0x7ff) + 1);
}
return parent_rate / div;
}
static int clk_periclk_get_parent(struct clk *clk)
{
struct socfpga_periph_clk *socfpgaclk = to_socfpga_periph_clk(clk);
u32 clk_src;
clk_src = readl(socfpgaclk->reg);
if (streq(clk->name, SOCFPGA_MPU_FREE_CLK) ||
streq(clk->name, SOCFPGA_NOC_FREE_CLK) ||
streq(clk->name, SOCFPGA_SDMMC_FREE_CLK))
return (clk_src >> CLK_MGR_FREE_SHIFT) &
CLK_MGR_FREE_MASK;
else
return 0;
}
static const struct clk_ops periclk_ops = {
.recalc_rate = clk_periclk_recalc_rate,
.get_parent = clk_periclk_get_parent,
};
static struct clk *__socfpga_periph_init(struct device_node *node,
const struct clk_ops *ops)
{
u32 reg;
struct socfpga_periph_clk *periph_clk;
const char *clk_name = node->name;
int rc;
u32 fixed_div;
u32 div_reg[3];
int i;
of_property_read_u32(node, "reg", ®);
periph_clk = xzalloc(sizeof(*periph_clk));
periph_clk->reg = clk_mgr_base_addr + reg;
rc = of_property_read_u32_array(node, "div-reg", div_reg, 3);
if (!rc) {
periph_clk->div_reg = clk_mgr_base_addr + div_reg[0];
periph_clk->shift = div_reg[1];
periph_clk->width = div_reg[2];
} else {
periph_clk->div_reg = NULL;
}
rc = of_property_read_u32(node, "fixed-divider", &fixed_div);
if (rc)
periph_clk->fixed_div = 0;
else
periph_clk->fixed_div = fixed_div;
of_property_read_string(node, "clock-output-names", &clk_name);
for (i = 0; i < SOCFPGA_MAX_PARENTS; i++) {
periph_clk->parent_names[i] = of_clk_get_parent_name(node, i);
if (!periph_clk->parent_names[i])
break;
}
periph_clk->clk.num_parents = i;
periph_clk->clk.parent_names = periph_clk->parent_names;
periph_clk->clk.name = xstrdup(clk_name);
periph_clk->clk.ops = ops;
rc = clk_register(&periph_clk->clk);
if (rc) {
free(periph_clk);
return ERR_PTR(rc);
}
return &periph_clk->clk;
}
struct clk *socfpga_a10_periph_init(struct device_node *node)
{
return __socfpga_periph_init(node, &periclk_ops);
}
|
