blob: ffba7146f7423f679c2c5ab725c2f00f68cdaab6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
|
# SPDX-License-Identifier: GPL-2.0-only
menu "Firmware Drivers"
config FIRMWARE_ALTERA_SERIAL
bool "Altera SPI programming"
depends on OFDEVICE
depends on GENERIC_GPIO
depends on SPI
select FIRMWARE
help
Programming an Altera FPGA via a few GPIOs for the control lines and
MOSI, MISO and clock from an SPI interface for the data lines
config FIRMWARE_ALTERA_SOCFPGA
bool "Altera SoCFPGA fpga loader"
depends on ARCH_SOCFPGA
select FIRMWARE
config FIRMWARE_ZYNQMP_FPGA
bool "Xilinx ZynqMP FPGA loader"
depends on ARCH_ZYNQMP
select FIRMWARE
help
Load a bitstream to the PL of Zynq Ultrascale+
endmenu
|
