blob: 39547dcdb77af6c19e2df76fdc6f12132ca7b7b1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
|
/*
* (C) Copyright 2003
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
*
* This file is based on mpc4200fec.h
* (C) Copyright Motorola, Inc., 2000
*
* odin ethernet header file
*/
#ifndef __MPC5XXX_FEC_H
#define __MPC5XXX_FEC_H
typedef unsigned long uint32;
typedef unsigned short uint16;
typedef unsigned char uint8;
/**
* Layout description of the FEC
*/
typedef struct ethernet_register_set {
/* [10:2]addr = 00 */
/* Control and status Registers (offset 000-1FF) */
uint32 fec_id; /* MBAR_ETH + 0x000 */
uint32 ievent; /* MBAR_ETH + 0x004 */
uint32 imask; /* MBAR_ETH + 0x008 */
uint32 RES0[1]; /* MBAR_ETH + 0x00C */
uint32 r_des_active; /* MBAR_ETH + 0x010 */
uint32 x_des_active; /* MBAR_ETH + 0x014 */
uint32 r_des_active_cl; /* MBAR_ETH + 0x018 */
uint32 x_des_active_cl; /* MBAR_ETH + 0x01C */
uint32 ivent_set; /* MBAR_ETH + 0x020 */
uint32 ecntrl; /* MBAR_ETH + 0x024 */
uint32 RES1[6]; /* MBAR_ETH + 0x028-03C */
uint32 mii_data; /* MBAR_ETH + 0x040 */
uint32 mii_speed; /* MBAR_ETH + 0x044 */
uint32 mii_status; /* MBAR_ETH + 0x048 */
uint32 RES2[5]; /* MBAR_ETH + 0x04C-05C */
uint32 mib_data; /* MBAR_ETH + 0x060 */
uint32 mib_control; /* MBAR_ETH + 0x064 */
uint32 RES3[6]; /* MBAR_ETH + 0x068-7C */
uint32 r_activate; /* MBAR_ETH + 0x080 */
uint32 r_cntrl; /* MBAR_ETH + 0x084 */
uint32 r_hash; /* MBAR_ETH + 0x088 */
uint32 r_data; /* MBAR_ETH + 0x08C */
uint32 ar_done; /* MBAR_ETH + 0x090 */
uint32 r_test; /* MBAR_ETH + 0x094 */
uint32 r_mib; /* MBAR_ETH + 0x098 */
uint32 r_da_low; /* MBAR_ETH + 0x09C */
uint32 r_da_high; /* MBAR_ETH + 0x0A0 */
uint32 RES4[7]; /* MBAR_ETH + 0x0A4-0BC */
uint32 x_activate; /* MBAR_ETH + 0x0C0 */
uint32 x_cntrl; /* MBAR_ETH + 0x0C4 */
uint32 backoff; /* MBAR_ETH + 0x0C8 */
uint32 x_data; /* MBAR_ETH + 0x0CC */
uint32 x_status; /* MBAR_ETH + 0x0D0 */
uint32 x_mib; /* MBAR_ETH + 0x0D4 */
uint32 x_test; /* MBAR_ETH + 0x0D8 */
uint32 fdxfc_da1; /* MBAR_ETH + 0x0DC */
uint32 fdxfc_da2; /* MBAR_ETH + 0x0E0 */
uint32 paddr1; /* MBAR_ETH + 0x0E4 */
uint32 paddr2; /* MBAR_ETH + 0x0E8 */
uint32 op_pause; /* MBAR_ETH + 0x0EC */
uint32 RES5[4]; /* MBAR_ETH + 0x0F0-0FC */
uint32 instr_reg; /* MBAR_ETH + 0x100 */
uint32 context_reg; /* MBAR_ETH + 0x104 */
uint32 test_cntrl; /* MBAR_ETH + 0x108 */
uint32 acc_reg; /* MBAR_ETH + 0x10C */
uint32 ones; /* MBAR_ETH + 0x110 */
uint32 zeros; /* MBAR_ETH + 0x114 */
uint32 iaddr1; /* MBAR_ETH + 0x118 */
uint32 iaddr2; /* MBAR_ETH + 0x11C */
uint32 gaddr1; /* MBAR_ETH + 0x120 */
uint32 gaddr2; /* MBAR_ETH + 0x124 */
uint32 random; /* MBAR_ETH + 0x128 */
uint32 rand1; /* MBAR_ETH + 0x12C */
uint32 tmp; /* MBAR_ETH + 0x130 */
uint32 RES6[3]; /* MBAR_ETH + 0x134-13C */
uint32 fifo_id; /* MBAR_ETH + 0x140 */
uint32 x_wmrk; /* MBAR_ETH + 0x144 */
uint32 fcntrl; /* MBAR_ETH + 0x148 */
uint32 r_bound; /* MBAR_ETH + 0x14C */
uint32 r_fstart; /* MBAR_ETH + 0x150 */
uint32 r_count; /* MBAR_ETH + 0x154 */
uint32 r_lag; /* MBAR_ETH + 0x158 */
uint32 r_read; /* MBAR_ETH + 0x15C */
uint32 r_write; /* MBAR_ETH + 0x160 */
uint32 x_count; /* MBAR_ETH + 0x164 */
uint32 x_lag; /* MBAR_ETH + 0x168 */
uint32 x_retry; /* MBAR_ETH + 0x16C */
uint32 x_write; /* MBAR_ETH + 0x170 */
uint32 x_read; /* MBAR_ETH + 0x174 */
uint32 RES7[2]; /* MBAR_ETH + 0x178-17C */
uint32 fm_cntrl; /* MBAR_ETH + 0x180 */
#define erdsr fm_cntrl
uint32 rfifo_data; /* MBAR_ETH + 0x184 */
#define etdsr rfifo_data
uint32 rfifo_status; /* MBAR_ETH + 0x188 */
#define emrbr rfifo_status
uint32 rfifo_cntrl; /* MBAR_ETH + 0x18C */
uint32 rfifo_lrf_ptr; /* MBAR_ETH + 0x190 */
uint32 rfifo_lwf_ptr; /* MBAR_ETH + 0x194 */
uint32 rfifo_alarm; /* MBAR_ETH + 0x198 */
uint32 rfifo_rdptr; /* MBAR_ETH + 0x19C */
uint32 rfifo_wrptr; /* MBAR_ETH + 0x1A0 */
uint32 tfifo_data; /* MBAR_ETH + 0x1A4 */
uint32 tfifo_status; /* MBAR_ETH + 0x1A8 */
uint32 tfifo_cntrl; /* MBAR_ETH + 0x1AC */
uint32 tfifo_lrf_ptr; /* MBAR_ETH + 0x1B0 */
uint32 tfifo_lwf_ptr; /* MBAR_ETH + 0x1B4 */
uint32 tfifo_alarm; /* MBAR_ETH + 0x1B8 */
uint32 tfifo_rdptr; /* MBAR_ETH + 0x1BC */
uint32 tfifo_wrptr; /* MBAR_ETH + 0x1C0 */
uint32 reset_cntrl; /* MBAR_ETH + 0x1C4 */
uint32 xmit_fsm; /* MBAR_ETH + 0x1C8 */
uint32 RES8[3]; /* MBAR_ETH + 0x1CC-1D4 */
uint32 rdes_data0; /* MBAR_ETH + 0x1D8 */
uint32 rdes_data1; /* MBAR_ETH + 0x1DC */
uint32 r_length; /* MBAR_ETH + 0x1E0 */
uint32 x_length; /* MBAR_ETH + 0x1E4 */
uint32 x_addr; /* MBAR_ETH + 0x1E8 */
uint32 cdes_data; /* MBAR_ETH + 0x1EC */
uint32 status; /* MBAR_ETH + 0x1F0 */
uint32 dma_control; /* MBAR_ETH + 0x1F4 */
uint32 des_cmnd; /* MBAR_ETH + 0x1F8 */
uint32 data; /* MBAR_ETH + 0x1FC */
/* MIB COUNTERS (Offset 200-2FF) */
uint32 rmon_t_drop; /* MBAR_ETH + 0x200 */
uint32 rmon_t_packets; /* MBAR_ETH + 0x204 */
uint32 rmon_t_bc_pkt; /* MBAR_ETH + 0x208 */
uint32 rmon_t_mc_pkt; /* MBAR_ETH + 0x20C */
uint32 rmon_t_crc_align; /* MBAR_ETH + 0x210 */
uint32 rmon_t_undersize; /* MBAR_ETH + 0x214 */
uint32 rmon_t_oversize; /* MBAR_ETH + 0x218 */
uint32 rmon_t_frag; /* MBAR_ETH + 0x21C */
uint32 rmon_t_jab; /* MBAR_ETH + 0x220 */
uint32 rmon_t_col; /* MBAR_ETH + 0x224 */
uint32 rmon_t_p64; /* MBAR_ETH + 0x228 */
uint32 rmon_t_p65to127; /* MBAR_ETH + 0x22C */
uint32 rmon_t_p128to255; /* MBAR_ETH + 0x230 */
uint32 rmon_t_p256to511; /* MBAR_ETH + 0x234 */
uint32 rmon_t_p512to1023; /* MBAR_ETH + 0x238 */
uint32 rmon_t_p1024to2047; /* MBAR_ETH + 0x23C */
uint32 rmon_t_p_gte2048; /* MBAR_ETH + 0x240 */
uint32 rmon_t_octets; /* MBAR_ETH + 0x244 */
uint32 ieee_t_drop; /* MBAR_ETH + 0x248 */
uint32 ieee_t_frame_ok; /* MBAR_ETH + 0x24C */
uint32 ieee_t_1col; /* MBAR_ETH + 0x250 */
uint32 ieee_t_mcol; /* MBAR_ETH + 0x254 */
uint32 ieee_t_def; /* MBAR_ETH + 0x258 */
uint32 ieee_t_lcol; /* MBAR_ETH + 0x25C */
uint32 ieee_t_excol; /* MBAR_ETH + 0x260 */
uint32 ieee_t_macerr; /* MBAR_ETH + 0x264 */
uint32 ieee_t_cserr; /* MBAR_ETH + 0x268 */
uint32 ieee_t_sqe; /* MBAR_ETH + 0x26C */
uint32 t_fdxfc; /* MBAR_ETH + 0x270 */
uint32 ieee_t_octets_ok; /* MBAR_ETH + 0x274 */
uint32 RES9[2]; /* MBAR_ETH + 0x278-27C */
uint32 rmon_r_drop; /* MBAR_ETH + 0x280 */
uint32 rmon_r_packets; /* MBAR_ETH + 0x284 */
uint32 rmon_r_bc_pkt; /* MBAR_ETH + 0x288 */
uint32 rmon_r_mc_pkt; /* MBAR_ETH + 0x28C */
uint32 rmon_r_crc_align; /* MBAR_ETH + 0x290 */
uint32 rmon_r_undersize; /* MBAR_ETH + 0x294 */
uint32 rmon_r_oversize; /* MBAR_ETH + 0x298 */
uint32 rmon_r_frag; /* MBAR_ETH + 0x29C */
uint32 rmon_r_jab; /* MBAR_ETH + 0x2A0 */
uint32 rmon_r_resvd_0; /* MBAR_ETH + 0x2A4 */
uint32 rmon_r_p64; /* MBAR_ETH + 0x2A8 */
uint32 rmon_r_p65to127; /* MBAR_ETH + 0x2AC */
uint32 rmon_r_p128to255; /* MBAR_ETH + 0x2B0 */
uint32 rmon_r_p256to511; /* MBAR_ETH + 0x2B4 */
uint32 rmon_r_p512to1023; /* MBAR_ETH + 0x2B8 */
uint32 rmon_r_p1024to2047; /* MBAR_ETH + 0x2BC */
uint32 rmon_r_p_gte2048; /* MBAR_ETH + 0x2C0 */
uint32 rmon_r_octets; /* MBAR_ETH + 0x2C4 */
uint32 ieee_r_drop; /* MBAR_ETH + 0x2C8 */
uint32 ieee_r_frame_ok; /* MBAR_ETH + 0x2CC */
uint32 ieee_r_crc; /* MBAR_ETH + 0x2D0 */
uint32 ieee_r_align; /* MBAR_ETH + 0x2D4 */
uint32 r_macerr; /* MBAR_ETH + 0x2D8 */
uint32 r_fdxfc; /* MBAR_ETH + 0x2DC */
uint32 ieee_r_octets_ok; /* MBAR_ETH + 0x2E0 */
uint32 RES10[6]; /* MBAR_ETH + 0x2E4-2FC */
uint32 RES11[64]; /* MBAR_ETH + 0x300-3FF */
} ethernet_regs;
#define FEC_IEVENT_HBERR 0x80000000
#define FEC_IEVENT_BABR 0x40000000
#define FEC_IEVENT_BABT 0x20000000
#define FEC_IEVENT_GRA 0x10000000
#define FEC_IEVENT_TFINT 0x08000000
#define FEC_IEVENT_MII 0x00800000
#define FEC_IEVENT_LATE_COL 0x00200000
#define FEC_IEVENT_COL_RETRY_LIM 0x00100000
#define FEC_IEVENT_XFIFO_UN 0x00080000
#define FEC_IEVENT_XFIFO_ERROR 0x00040000
#define FEC_IEVENT_RFIFO_ERROR 0x00020000
#define FEC_IMASK_HBERR 0x80000000
#define FEC_IMASK_BABR 0x40000000
#define FEC_IMASK_BABT 0x20000000
#define FEC_IMASK_GRA 0x10000000
#define FEC_IMASK_MII 0x00800000
#define FEC_IMASK_LATE_COL 0x00200000
#define FEC_IMASK_COL_RETRY_LIM 0x00100000
#define FEC_IMASK_XFIFO_UN 0x00080000
#define FEC_IMASK_XFIFO_ERROR 0x00040000
#define FEC_IMASK_RFIFO_ERROR 0x00020000
#define FEC_RCNTRL_MAX_FL_SHIFT 16
#define FEC_RCNTRL_LOOP 0x01
#define FEC_RCNTRL_DRT 0x02
#define FEC_RCNTRL_MII_MODE 0x04
#define FEC_RCNTRL_PROM 0x08
#define FEC_RCNTRL_BC_REJ 0x10
#define FEC_RCNTRL_FCE 0x20
#define FEC_TCNTRL_GTS 0x00000001
#define FEC_TCNTRL_HBC 0x00000002
#define FEC_TCNTRL_FDEN 0x00000004
#define FEC_TCNTRL_TFC_PAUSE 0x00000008
#define FEC_TCNTRL_RFC_PAUSE 0x00000010
#define FEC_ECNTRL_RESET 0x00000001
#define FEC_ECNTRL_ETHER_EN 0x00000002
#ifdef CONFIG_MPC5200
/**
* Receive & Transmit Buffer Descriptor definitions
* Big endian layout
*/
typedef struct {
uint16 status;
uint16 dataLength;
uint32 dataPointer;
} FEC_RBD;
typedef struct {
uint16 status;
uint16 dataLength;
uint32 dataPointer;
} FEC_TBD;
#endif
#ifdef CONFIG_ARCH_IMX27
/**
* Receive & Transmit Buffer Descriptor definitions
* Little endian layout
*/
typedef struct {
uint16 dataLength;
uint16 status;
uint32 dataPointer;
} FEC_RBD;
typedef struct {
uint16 dataLength;
uint16 status;
uint32 dataPointer;
} FEC_TBD;
#endif
/**
* private structure
*/
typedef struct {
ethernet_regs *eth;
xceiver_type xcv_type; /** transceiver type */
FEC_RBD *rbdBase; /** RBD ring */
FEC_TBD *tbdBase; /** TBD ring */
uint16 rbdIndex; /** next receive BD to read */
struct miiphy_device miiphy;
} mpc5xxx_fec_priv;
/**
* buffer alignment on request
*/
#define RDB_ALIGNMENT 16
/* Ethernet parameter area */
#define FEC_TBD_BASE (FEC_PARAM_BASE + 0x00)
#define FEC_TBD_NEXT (FEC_PARAM_BASE + 0x04)
#define FEC_RBD_BASE (FEC_PARAM_BASE + 0x08)
#define FEC_RBD_NEXT (FEC_PARAM_BASE + 0x0c)
/**
* Numbers of buffer descriptos for receiving
*/
#define FEC_RBD_NUM 64 /* The user can adjust this value */
/**
* define the packet size limit
*/
#define FEC_MAX_PKT_SIZE 1536
/* RBD bits definitions */
#define FEC_RBD_EMPTY 0x8000 /* Buffer is empty */
#define FEC_RBD_WRAP 0x2000 /* Last BD in ring */
#define FEC_RBD_INT 0x1000 /* Interrupt */
#define FEC_RBD_LAST 0x0800 /* Buffer is last in frame(useless) */
#define FEC_RBD_MISS 0x0100 /* Miss bit for prom mode */
#define FEC_RBD_BC 0x0080 /* The received frame is broadcast frame */
#define FEC_RBD_MC 0x0040 /* The received frame is multicast frame */
#define FEC_RBD_LG 0x0020 /* Frame length violation */
#define FEC_RBD_NO 0x0010 /* Nonoctet align frame */
#define FEC_RBD_SH 0x0008 /* Short frame */
#define FEC_RBD_CR 0x0004 /* CRC error */
#define FEC_RBD_OV 0x0002 /* Receive FIFO overrun */
#define FEC_RBD_TR 0x0001 /* Frame is truncated */
#define FEC_RBD_ERR (FEC_RBD_LG | FEC_RBD_NO | FEC_RBD_CR | \
FEC_RBD_OV | FEC_RBD_TR)
/* TBD bits definitions */
#define FEC_TBD_READY 0x8000 /* Buffer is ready */
#define FEC_TBD_WRAP 0x2000 /* Last BD in ring */
#define FEC_TBD_INT 0x1000 /* Interrupt */
#define FEC_TBD_LAST 0x0800 /* Buffer is last in frame */
#define FEC_TBD_TC 0x0400 /* Transmit the CRC */
#define FEC_TBD_ABC 0x0200 /* Append bad CRC */
/* MII-related definitios */
#define FEC_MII_DATA_ST 0x40000000 /* Start of frame delimiter */
#define FEC_MII_DATA_OP_RD 0x20000000 /* Perform a read operation */
#define FEC_MII_DATA_OP_WR 0x10000000 /* Perform a write operation */
#define FEC_MII_DATA_PA_MSK 0x0f800000 /* PHY Address field mask */
#define FEC_MII_DATA_RA_MSK 0x007c0000 /* PHY Register field mask */
#define FEC_MII_DATA_TA 0x00020000 /* Turnaround */
#define FEC_MII_DATA_DATAMSK 0x0000ffff /* PHY data field */
#define FEC_MII_DATA_RA_SHIFT 18 /* MII Register address bits */
#define FEC_MII_DATA_PA_SHIFT 23 /* MII PHY address bits */
#endif /* __MPC5XXX_FEC_H */
/**
* @file
* @brief Definitions for the FEC driver (MPC52xx and i-MX27)
*/
|
