summaryrefslogtreecommitdiffstats
path: root/drivers/net/phy/mv88e6xxx/global1.c
blob: bace5396e9ee56c3241d36397bf6337989d0b06f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Marvell 88E6xxx Switch Global (1) Registers support
 *
 * Copyright (c) 2008 Marvell Semiconductor
 *
 * Copyright (c) 2016-2017 Savoir-faire Linux Inc.
 *	Vivien Didelot <vivien.didelot@savoirfairelinux.com>
 */

#include <clock.h>
#include <linux/bitfield.h>

#include "chip.h"
#include "global1.h"

static int mv88e6xxx_g1_read(struct mv88e6xxx_chip *chip, int reg, u16 *val)
{
	int addr = chip->info->global1_addr;

	return mv88e6xxx_read(chip, addr, reg, val);
}

void mv88e6xxx_g1_wait_eeprom_done(struct mv88e6xxx_chip *chip)
{
	const uint64_t start   = get_time_ns();
	const uint64_t timeout = SECOND;
	u16 val;
	int err;

	/* Wait up to 1 second for the switch to finish reading the
	 * EEPROM.
	 */
	while (!is_timeout(start, timeout)) {
		err = mv88e6xxx_g1_read(chip, MV88E6XXX_G1_STS, &val);
		if (err) {
			dev_err(chip->dev, "Error reading status\n");
			return;
		}

		if (val != 0xFFFF && /* switch will return 0xffff until
				      * EEPROM is loaded
				      */
		    val & BIT(MV88E6XXX_G1_STS_IRQ_EEPROM_DONE))
			return;

		mdelay(2);
	}

	dev_err(chip->dev, "Timeout waiting for EEPROM done\n");
}