blob: 2797bc4c8b00b688bf3aa018e3ac42127f118d80 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
/* SPDX-License-Identifier: GPL-2.0 */
/*
* PCIe include for Marvell MVEBU SoCs
*
* Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
*/
#ifndef __MVEBU_PCI_H
#define __MVEBU_PCI_H
#include <linux/pci.h>
struct mvebu_pcie {
struct pci_controller pci;
char *name;
void __iomem *base;
void __iomem *membase;
struct resource mem;
void __iomem *iobase;
struct resource io;
u32 port;
u32 lane;
u32 lane_mask;
int devfn;
};
struct mvebu_pcie_ops {
int (*phy_setup)(struct mvebu_pcie *pcie);
};
int armada_370_phy_setup(struct mvebu_pcie *pcie);
int armada_xp_phy_setup(struct mvebu_pcie *pcie);
#endif
|