summaryrefslogtreecommitdiffstats
path: root/drivers/serial/serial_pl010.h
blob: 6124e0e0f766edd3d403367ad3e35ba2ea4f799f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
/*
 * Copyright (C) 2010 Matthias Kaehlcke <matthias@kaehlcke.net>
 *
 * (C) Copyright 2003, 2004
 * ARM Ltd.
 * Philippe Robin, <philippe.robin@arm.com>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

struct hldc_struct {
	uint32_t ctrl;
	uint32_t addmtchval;
	uint32_t addmask;
	uint32_t rxinfobuf;
	uint32_t sts;
};

struct pl010_struct {
	uint32_t data;
	union {
		uint32_t rxsts;
		uint32_t errclr;
	};
	uint32_t linctrlhigh;
	uint32_t linctrlmid;
	uint32_t linctrllow;
	uint32_t ctrl;
	uint32_t flag;
	union {
		uint32_t intid;
		uint32_t intclr;
	};
	uint32_t not_used0[2];
	uint32_t dmactrl;
	uint32_t not_used1[53];
	uint32_t modemctrl;
	uint32_t modemsts;
	uint32_t not_used2[65];
	struct hldc_struct hldc;
};

#define UART_PL010_RSR_OE	(1 << 3)
#define UART_PL010_RSR_BE	(1 << 2)
#define UART_PL010_RSR_PE	(1 << 1)
#define UART_PL010_RSR_FE	(1 << 0)

#define UART_PL010_FR_TXFE	(1 << 7)
#define UART_PL010_FR_RXFF	(1 << 6)
#define UART_PL010_FR_TXFF	(1 << 5)
#define UART_PL010_FR_RXFE	(1 << 4)
#define UART_PL010_FR_BUSY	(1 << 3)
#define UART_PL010_FR_TMSK	(UART_PL010_FR_TXFF + UART_PL010_FR_BUSY)

#define UART_PL010_CR_LPE	(1 << 7)
#define UART_PL010_CR_RTIE	(1 << 6)
#define UART_PL010_CR_TIE	(1 << 5)
#define UART_PL010_CR_RIE	(1 << 4)
#define UART_PL010_CR_MSIE	(1 << 3)
#define UART_PL010_CR_IIRLP	(1 << 2)
#define UART_PL010_CR_SIREN	(1 << 1)
#define UART_PL010_CR_UARTEN	(1 << 0)

#define UART_PL010_LCRH_WLEN_8	(3 << 5)
#define UART_PL010_LCRH_WLEN_7	(2 << 5)
#define UART_PL010_LCRH_WLEN_6	(1 << 5)
#define UART_PL010_LCRH_WLEN_5	(0 << 5)
#define UART_PL010_LCRH_FEN	(1 << 4)
#define UART_PL010_LCRH_STP2	(1 << 3)
#define UART_PL010_LCRH_EPS	(1 << 2)
#define UART_PL010_LCRH_PEN	(1 << 1)
#define UART_PL010_LCRH_BRK	(1 << 0)

#define UART_PL010_BAUD_460800	1
#define UART_PL010_BAUD_230400	3
#define UART_PL010_BAUD_115200	7
#define UART_PL010_BAUD_57600	15
#define UART_PL010_BAUD_38400	23
#define UART_PL010_BAUD_19200	47
#define UART_PL010_BAUD_14400	63
#define UART_PL010_BAUD_9600	95
#define UART_PL010_BAUD_4800	191
#define UART_PL010_BAUD_2400	383
#define UART_PL010_BAUD_1200	767