summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/clock/mstar,msc313-cpupll.yaml
blob: a9ad7ab5230c0803abdbaee40a4f36d05be9b210 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/mstar,msc313-cpupll.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: MStar/Sigmastar MSC313 CPU PLL

maintainers:
  - Daniel Palmer <daniel@thingy.jp>

description: |
  The MStar/SigmaStar MSC313 and later ARMv7 chips have a scalable
  PLL that can be used as the clock source for the CPU(s).

properties:
  compatible:
    const: mstar,msc313-cpupll

  "#clock-cells":
    const: 1

  clocks:
    maxItems: 1

  reg:
    maxItems: 1

required:
  - compatible
  - "#clock-cells"
  - clocks
  - reg

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/mstar-msc313-mpll.h>
    cpupll: cpupll@206400 {
        compatible = "mstar,msc313-cpupll";
        reg = <0x206400 0x200>;
        #clock-cells = <1>;
        clocks = <&mpll MSTAR_MSC313_MPLL_DIV2>;
    };