summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/clock/mstar,msc313-mpll.yaml
blob: 0df5d75d4ebc5615eb40ca8a71bd847672359c3c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/mstar,msc313-mpll.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: MStar/Sigmastar MSC313 MPLL

maintainers:
  - Daniel Palmer <daniel@thingy.jp>

description: |
  The MStar/SigmaStar MSC313 and later ARMv7 chips have an MPLL block that
  takes the external xtal input and multiplies it to create a high
  frequency clock and divides that down into a number of clocks that
  peripherals use.

properties:
  compatible:
    const: mstar,msc313-mpll

  "#clock-cells":
    const: 1

  clocks:
    maxItems: 1

  reg:
    maxItems: 1

required:
  - compatible
  - "#clock-cells"
  - clocks
  - reg

additionalProperties: false

examples:
  - |
    mpll@206000 {
        compatible = "mstar,msc313-mpll";
        reg = <0x206000 0x200>;
        #clock-cells = <1>;
        clocks = <&xtal>;
    };