summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/clock/renesas,h8300-div-clock.txt
blob: 36c2b528245cd48f12d554eb359c4dc9e980a850 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
* Renesas H8/300 divider clock

Required Properties:

  - compatible: Must be "renesas,sh73a0-h8300-div-clock"

  - clocks: Reference to the parent clocks ("extal1" and "extal2")

  - #clock-cells: Must be 1

  - reg: Base address and length of the divide rate selector

  - renesas,width: bit width of selector

Example
-------

		cclk: cclk {
			compatible = "renesas,h8300-div-clock";
			clocks = <&xclk>;
			#clock-cells = <0>;
			reg = <0xfee01b 2>;
			renesas,width = <2>;
		};