summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/display/bridge/snps,dw-mipi-dsi.yaml
blob: 3c3e51af154bc5a0eea9caa93203997a1f8150cf (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/bridge/snps,dw-mipi-dsi.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Synopsys DesignWare MIPI DSI host controller

maintainers:
  - Philippe CORNU <philippe.cornu@st.com>

description: |
  This document defines device tree properties for the Synopsys DesignWare MIPI
  DSI host controller. It doesn't constitue a device tree binding specification
  by itself but is meant to be referenced by platform-specific device tree
  bindings.

  When referenced from platform device tree bindings the properties defined in
  this document are defined as follows. The platform device tree bindings are
  responsible for defining whether each property is required or optional.

allOf:
  - $ref: ../dsi-controller.yaml#

properties:
  reg:
    maxItems: 1

  clocks:
    items:
      - description: Module clock
      - description: DSI bus clock for either AHB and APB
      - description: Pixel clock for the DPI/RGB input
    minItems: 2

  clock-names:
    items:
      - const: ref
      - const: pclk
      - const: px_clk
    minItems: 2

  resets:
    maxItems: 1

  reset-names:
    const: apb

  ports:
    $ref: /schemas/graph.yaml#/properties/ports

    properties:
      port@0:
        $ref: /schemas/graph.yaml#/properties/port
        description: Input node to receive pixel data.

      port@1:
        $ref: /schemas/graph.yaml#/properties/port
        description: DSI output node to panel.

    required:
      - port@0
      - port@1

required:
  - clock-names
  - clocks
  - ports
  - reg

additionalProperties: true