dts/Bindings/phy/samsung,exynos5250-sata-phy.yaml


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64

# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/samsung,exynos5250-sata-phy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Samsung Exynos5250 SoC SATA PHY

maintainers:
  - Krzysztof Kozlowski <krzk@kernel.org>
  - Marek Szyprowski <m.szyprowski@samsung.com>
  - Sylwester Nawrocki <s.nawrocki@samsung.com>

properties:
  compatible:
    const: samsung,exynos5250-sata-phy

  clocks:
    maxItems: 1

  clock-names:
    items:
      - const: sata_phyctrl

  "#phy-cells":
    const: 0

  reg:
    maxItems: 1

  samsung,syscon-phandle:
    $ref: /schemas/types.yaml#/definitions/phandle
    description:
      Phandle to PMU system controller interface.

  samsung,exynos-sataphy-i2c-phandle:
    $ref: /schemas/types.yaml#/definitions/phandle
    description:
      Phandle to I2C SATA interface.

required:
  - compatible
  - clocks
  - clock-names
  - "#phy-cells"
  - reg
  - samsung,syscon-phandle
  - samsung,exynos-sataphy-i2c-phandle

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/exynos5250.h>

    phy@12170000 {
        compatible = "samsung,exynos5250-sata-phy";
        reg = <0x12170000 0x1ff>;
        clocks = <&clock CLK_SATA_PHYCTRL>;
        clock-names = "sata_phyctrl";
        #phy-cells = <0>;
        samsung,syscon-phandle = <&pmu_system_controller>;
        samsung,exynos-sataphy-i2c-phandle = <&sata_phy_i2c>;
    };