summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/pwm/pwm-sun4i.txt
blob: 2a1affbff45ecb81e371e14355045c6986100b3b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Allwinner sun4i and sun7i SoC PWM controller

Required properties:
  - compatible: should be one of:
    - "allwinner,sun4i-a10-pwm"
    - "allwinner,sun5i-a10s-pwm"
    - "allwinner,sun5i-a13-pwm"
    - "allwinner,sun7i-a20-pwm"
    - "allwinner,sun8i-h3-pwm"
    - "allwinner,sun50i-a64-pwm", "allwinner,sun5i-a13-pwm"
    - "allwinner,sun50i-h5-pwm", "allwinner,sun5i-a13-pwm"
  - reg: physical base address and length of the controller's registers
  - #pwm-cells: should be 3. See pwm.txt in this directory for a description of
    the cells format.
  - clocks: From common clock binding, handle to the parent clock.

Example:

	pwm: pwm@1c20e00 {
		compatible = "allwinner,sun7i-a20-pwm";
		reg = <0x01c20e00 0xc>;
		clocks = <&osc24M>;
		#pwm-cells = <3>;
	};