summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/reset/uniphier-reset.txt
blob: e6bbfccd56c326214d4d7cdaf78c664f34f863e5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
UniPhier reset controller


System reset
------------

Required properties:
- compatible: should be one of the following:
    "socionext,uniphier-sld3-reset" - for PH1-sLD3 SoC.
    "socionext,uniphier-ld4-reset"  - for PH1-LD4 SoC.
    "socionext,uniphier-pro4-reset" - for PH1-Pro4 SoC.
    "socionext,uniphier-sld8-reset" - for PH1-sLD8 SoC.
    "socionext,uniphier-pro5-reset" - for PH1-Pro5 SoC.
    "socionext,uniphier-pxs2-reset" - for ProXstream2/PH1-LD6b SoC.
    "socionext,uniphier-ld11-reset" - for PH1-LD11 SoC.
    "socionext,uniphier-ld20-reset" - for PH1-LD20 SoC.
- #reset-cells: should be 1.

Example:

	sysctrl@61840000 {
		compatible = "socionext,uniphier-ld20-sysctrl",
			     "simple-mfd", "syscon";
		reg = <0x61840000 0x4000>;

		reset {
			compatible = "socionext,uniphier-ld20-reset";
			#reset-cells = <1>;
		};

		other nodes ...
	};


Media I/O (MIO) reset
---------------------

Required properties:
- compatible: should be one of the following:
    "socionext,uniphier-sld3-mio-reset" - for PH1-sLD3 SoC.
    "socionext,uniphier-ld4-mio-reset"  - for PH1-LD4 SoC.
    "socionext,uniphier-pro4-mio-reset" - for PH1-Pro4 SoC.
    "socionext,uniphier-sld8-mio-reset" - for PH1-sLD8 SoC.
    "socionext,uniphier-pro5-mio-reset" - for PH1-Pro5 SoC.
    "socionext,uniphier-pxs2-mio-reset" - for ProXstream2/PH1-LD6b SoC.
    "socionext,uniphier-ld11-mio-reset" - for PH1-LD11 SoC.
    "socionext,uniphier-ld20-mio-reset" - for PH1-LD20 SoC.
- #reset-cells: should be 1.

Example:

	mioctrl@59810000 {
		compatible = "socionext,uniphier-ld20-mioctrl",
			     "simple-mfd", "syscon";
		reg = <0x59810000 0x800>;

		reset {
			compatible = "socionext,uniphier-ld20-mio-reset";
			#reset-cells = <1>;
		};

		other nodes ...
	};


Peripheral reset
----------------

Required properties:
- compatible: should be one of the following:
    "socionext,uniphier-ld4-peri-reset"  - for PH1-LD4 SoC.
    "socionext,uniphier-pro4-peri-reset" - for PH1-Pro4 SoC.
    "socionext,uniphier-sld8-peri-reset" - for PH1-sLD8 SoC.
    "socionext,uniphier-pro5-peri-reset" - for PH1-Pro5 SoC.
    "socionext,uniphier-pxs2-peri-reset" - for ProXstream2/PH1-LD6b SoC.
    "socionext,uniphier-ld11-peri-reset" - for PH1-LD11 SoC.
    "socionext,uniphier-ld20-peri-reset" - for PH1-LD20 SoC.
- #reset-cells: should be 1.

Example:

	perictrl@59820000 {
		compatible = "socionext,uniphier-ld20-perictrl",
			     "simple-mfd", "syscon";
		reg = <0x59820000 0x200>;

		reset {
			compatible = "socionext,uniphier-ld20-peri-reset";
			#reset-cells = <1>;
		};

		other nodes ...
	};