summaryrefslogtreecommitdiffstats
path: root/dts/src/arm/qcom-ipq4019-ap.dk04.1.dtsi
blob: 7c1eb1963c67d60cf3a51a438766e90eb43835de (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
// SPDX-License-Identifier: GPL-2.0
// Copyright (c) 2018, The Linux Foundation. All rights reserved.

#include "qcom-ipq4019.dtsi"
#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "Qualcomm Technologies, Inc. IPQ4019/AP-DK04.1";

	aliases {
		serial0 = &blsp1_uart1;
		serial1 = &blsp1_uart2;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	memory {
		device_type = "memory";
		reg = <0x80000000 0x10000000>; /* 256MB */
	};

	soc {
		pinctrl@1000000 {
			serial_0_pins: serial0-pinmux {
				pins = "gpio16", "gpio17";
				function = "blsp_uart0";
				bias-disable;
			};

			serial_1_pins: serial1-pinmux {
				pins = "gpio8", "gpio9",
					"gpio10", "gpio11";
				function = "blsp_uart1";
				bias-disable;
			};

			spi_0_pins: spi-0-pinmux {
				pinmux {
					function = "blsp_spi0";
					pins = "gpio13", "gpio14", "gpio15";
					bias-disable;
				};
				pinmux_cs {
					function = "gpio";
					pins = "gpio12";
					bias-disable;
					output-high;
				};
			};

			i2c_0_pins: i2c-0-pinmux {
				pins = "gpio20", "gpio21";
				function = "blsp_i2c0";
				bias-disable;
			};

			nand_pins: nand-pins {
				pins = "gpio53", "gpio55", "gpio56",
					"gpio57", "gpio58", "gpio59",
					"gpio60", "gpio62", "gpio63",
					"gpio64", "gpio65", "gpio66",
					"gpio67", "gpio68", "gpio69";
				function = "qpic";
			};
		};

		serial@78af000 {
			pinctrl-0 = <&serial_0_pins>;
			pinctrl-names = "default";
			status = "ok";
		};

		serial@78b0000 {
			pinctrl-0 = <&serial_1_pins>;
			pinctrl-names = "default";
			status = "ok";
		};

		dma@7884000 {
			status = "ok";
		};

		spi@78b5000 { /* BLSP1 QUP1 */
			pinctrl-0 = <&spi_0_pins>;
			pinctrl-names = "default";
			status = "ok";
			cs-gpios = <&tlmm 12 0>;

			m25p80@0 {
				#address-cells = <1>;
				#size-cells = <1>;
				reg = <0>;
				compatible = "n25q128a11";
				spi-max-frequency = <24000000>;
			};
		};

		pci@40000000 {
			status = "ok";
			perst-gpio = <&tlmm 38 0x1>;
		};

		qpic-nand@79b0000 {
			pinctrl-0 = <&nand_pins>;
			pinctrl-names = "default";
		};
	};
};