summaryrefslogtreecommitdiffstats
path: root/dts/src/arm64/amd/amd-seattle-clks.dtsi
blob: f623c46525a6b6a427e164aafed86bebebe04a8a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
/*
 * DTS file for AMD Seattle Clocks
 *
 * Copyright (C) 2014 Advanced Micro Devices, Inc.
 */

	adl3clk_100mhz: clk100mhz_0 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
		clock-output-names = "adl3clk_100mhz";
	};

	ccpclk_375mhz: clk375mhz {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <375000000>;
		clock-output-names = "ccpclk_375mhz";
	};

	sataclk_333mhz: clk333mhz {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <333000000>;
		clock-output-names = "sataclk_333mhz";
	};

	pcieclk_500mhz: clk500mhz_0 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <500000000>;
		clock-output-names = "pcieclk_500mhz";
	};

	dmaclk_500mhz: clk500mhz_1 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <500000000>;
		clock-output-names = "dmaclk_500mhz";
	};

	miscclk_250mhz: clk250mhz_4 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <250000000>;
		clock-output-names = "miscclk_250mhz";
	};

	uartspiclk_100mhz: clk100mhz_1 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
		clock-output-names = "uartspiclk_100mhz";
	};