summaryrefslogtreecommitdiffstats
path: root/dts/src/arm64/bitmain/bm1880-sophon-edge.dts
blob: 6a32555971383bc7434eb07a711ff7ef5d060fd4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2019 Linaro Ltd.
 * Author: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
 */

/dts-v1/;

#include "bm1880.dtsi"

/ {
	compatible = "bitmain,sophon-edge", "bitmain,bm1880";
	model = "Sophon Edge";

	aliases {
		serial0 = &uart0;
		serial1 = &uart2;
		serial2 = &uart1;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	memory@0 {
		device_type = "memory";
		reg = <0x1 0x00000000 0x0 0x40000000>; // 1GB
	};

	uart_clk: uart-clk {
		compatible = "fixed-clock";
		clock-frequency = <500000000>;
		#clock-cells = <0>;
	};
};

&uart0 {
	status = "okay";
	clocks = <&uart_clk>;
};

&uart1 {
	status = "okay";
	clocks = <&uart_clk>;
};

&uart2 {
	status = "okay";
	clocks = <&uart_clk>;
};