summaryrefslogtreecommitdiffstats
path: root/dts/src/arm64/microchip/sparx5_nand.dtsi
blob: 03f107e427d7075ddfecb7fc0b5386308ef6eee5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2020 Microchip Technology Inc. and its subsidiaries.
 */

&gpio {
	cs14_pins: cs14-pins {
		pins = "GPIO_44";
		function = "si";
	};
};

&spi0 {
	pinctrl-0 = <&si2_pins>;
	pinctrl-names = "default";
	spi@e {
		compatible = "spi-mux";
		mux-controls = <&mux>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <14>; /* CS14 */
		spi-flash@6 {
			compatible = "spi-nand";
			pinctrl-0 = <&cs14_pins>;
			pinctrl-names = "default";
			reg = <0x6>; /* SPI2 */
			spi-max-frequency = <42000000>;
			rx-sample-delay-ns = <7>;  /* Tune for speed */
		};
	};
};