summaryrefslogtreecommitdiffstats
path: root/dts/src/mips/brcm/bcm97425svmb.dts
blob: f389349343499993289ffba61393158f6298986d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
// SPDX-License-Identifier: GPL-2.0
/dts-v1/;

#include "bcm7425.dtsi"
#include "bcm97xxx-nand-cs1-bch24.dtsi"

/ {
	compatible = "brcm,bcm97425svmb", "brcm,bcm7425";
	model = "Broadcom BCM97425SVMB";

	memory@0 {
		device_type = "memory";
		reg = <0x00000000 0x10000000>,
		      <0x20000000 0x30000000>,
		      <0x90000000 0x40000000>;
	};

	chosen {
		bootargs = "console=ttyS0,115200";
		stdout-path = &uart0;
	};
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&uart2 {
	status = "okay";
};

&bsca {
	status = "okay";
};

&bscb {
	status = "okay";
};

&bscc {
	status = "okay";
};

&bscd {
	status = "okay";
};

&bsce {
	status = "okay";
};

&pwma {
	status = "okay";
};

&pwmb {
	status = "okay";
};

&watchdog {
	status = "okay";
};

&enet0 {
	status = "okay";
};

&ehci0 {
	status = "okay";
};

&ohci0 {
	status = "okay";
};

&ehci1 {
	status = "okay";
};

&ohci1 {
	status = "okay";
};

&ehci2 {
	status = "okay";
};

&ohci2 {
	status = "okay";
};

&ehci3 {
	status = "okay";
};

&ohci3 {
	status = "okay";
};

&nand {
	status = "okay";
};

&sdhci0 {
	status = "okay";
};

&sdhci1 {
	status = "okay";
};

&qspi {
	status = "okay";

	m25p80@0 {
		compatible = "m25p80";
		reg = <0>;
		spi-max-frequency = <40000000>;
		spi-cpol;
		spi-cpha;
		use-bspi;
		m25p,fast-read;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			flash0.cfe@0 {
				reg = <0x0 0x200000>;
			};

			flash0.mac@200000 {
				reg = <0x200000 0x40000>;
			};

			flash0.nvram@240000 {
				reg = <0x240000 0x10000>;
			};
		};
	};
};

&mspi {
	status = "okay";
};

&waketimer {
	status = "okay";
};

&pcie_0 {
	status = "okay";
	/* 1GB Memc0, 1GB Memc1 */
	brcm,scb-sizes = <0 0x40000000 0 0x40000000>;
	dma-ranges = <0x43000000 0x00000000 0x00000000 0x00000000 0x0 0x10000000
		      0x43000000 0x00000000 0x10000000 0x20000000 0x0 0x30000000
		      0x43000000 0x00000000 0x40000000 0x90000000 0x0 0x40000000>;
};