summaryrefslogtreecommitdiffstats
path: root/arch/mips/boot
diff options
context:
space:
mode:
authorQuentin Schulz <quentin.schulz@bootlin.com>2018-10-04 14:22:05 +0200
committerDavid S. Miller <davem@davemloft.net>2018-10-05 14:36:44 -0700
commit1d6a632c4754fd070f5390e284e74796c3ef0149 (patch)
tree041933cebdb55ab45735697b4461ab001d69be89 /arch/mips/boot
parent4b379fec4e86f7be1486990f55d9401c7d3b7d54 (diff)
downloadlinux-0-day-1d6a632c4754fd070f5390e284e74796c3ef0149.tar.gz
linux-0-day-1d6a632c4754fd070f5390e284e74796c3ef0149.tar.xz
MIPS: mscc: ocelot: add SerDes mux DT node
The Microsemi Ocelot has a set of register for SerDes/switch port muxing as well as PCIe muxing for a specific SerDes, so let's add the device and all SerDes in the Device Tree. Reviewed-by: Florian Fainelli <f.fainelli@gmail.com> Acked-by: Paul Burton <paul.burton@mips.com> Signed-off-by: Quentin Schulz <quentin.schulz@bootlin.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'arch/mips/boot')
-rw-r--r--arch/mips/boot/dts/mscc/ocelot.dtsi5
1 files changed, 5 insertions, 0 deletions
diff --git a/arch/mips/boot/dts/mscc/ocelot.dtsi b/arch/mips/boot/dts/mscc/ocelot.dtsi
index 149b1a7e70910..8ce317c5b9edc 100644
--- a/arch/mips/boot/dts/mscc/ocelot.dtsi
+++ b/arch/mips/boot/dts/mscc/ocelot.dtsi
@@ -234,6 +234,11 @@
hsio: syscon@10d0000 {
compatible = "mscc,ocelot-hsio", "syscon", "simple-mfd";
reg = <0x10d0000 0x10000>;
+
+ serdes: serdes {
+ compatible = "mscc,vsc7514-serdes";
+ #phy-cells = <2>;
+ };
};
};
};