summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/c6x/timer64.txt
blob: 95911fe70224d3f37a9845c829309562ab36761b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
Timer64
-------

The timer64 node describes C6X event timers.

Required properties:

- compatible: must be "ti,c64x+timer64"
- reg: base address and size of register region
- interrupt-parent: interrupt controller
- interrupts: interrupt id

Optional properties:

- ti,dscr-dev-enable: Device ID used to enable timer IP through DSCR interface.

- ti,core-mask: on multi-core SoCs, bitmask of cores allowed to use this timer.

Example:
	timer0: timer@25e0000 {
		compatible = "ti,c64x+timer64";
		ti,core-mask = < 0x01 >;
		reg = <0x25e0000 0x40>;
		interrupt-parent = <&megamod_pic>;
		interrupts = < 16 >;
	};