summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* arm64: dts: imx8mm: add G1 VPU nodeimx8m-power-domains-testingLucas Stach2021-07-211-0/+15
* WIP: media: hantro: add i.MX8MM VPU supportLucas Stach2021-07-213-0/+49
* ARM64: dts: imx8mm: add lcdif and mipi-dsi bridgeMichael Tretter2021-07-211-0/+57
* arm64: dts: imx8mm: add MIPI DPHY nodeLucas Stach2021-07-211-0/+7
* phy: exynos-mipi-video: add basic runtime PM supportLucas Stach2021-07-211-1/+20
* drm/bridge: samsung-dsim: fix PLL calculationLucas Stach2021-07-211-6/+6
* phy: exynos-mipi-video: Add support for NXP i.MX8MMMarek Vasut2021-07-213-6/+28
* drm/exynos: Add basic i.MX8MM support codeMarek Vasut2021-07-214-1/+167
* drm/bridge: samsung-dsim: add bridge timings in driver dataLucas Stach2021-07-212-0/+2
* drm/bridge: samsung-dsim: add mode_fixup host opLucas Stach2021-07-212-0/+18
* drm/bridge: samsung-dsim: fix horizontal blankingLucas Stach2021-07-211-5/+12
* drm/bridge: samsung-dsim: fix HFP/HBP/HSA disable modesLucas Stach2021-07-211-3/+3
* drm/exynos: Scale the DSIM PHY HFP/HBP/HSA to lanes and bppMarek Vasut2021-07-211-3/+6
* drm/exynos: Init the DSIM PHY in samsung_dsim_enable()Marek Vasut2021-07-211-0/+7
* drm/exynos: move bridge driver to bridgesMichael Tretter2021-07-218-2013/+2037
* drm/exynos: split out platform specific codeMichael Tretter2021-07-214-366/+405
* drm/exynos: add API functions for platform driversMichael Tretter2021-07-211-32/+82
* drm/exynos: get encoder from bridge whenever possibleMichael Tretter2021-07-211-10/+4
* drm/exynos: configure mode on drm bridgeMichael Tretter2021-07-211-1/+14
* drm/exynos: convert encoder functions to bridge functionMichael Tretter2021-07-211-13/+20
* drm/exynos: implement a drm bridgeMichael Tretter2021-07-211-28/+75
* drm/exynos: add callback for tearing effect handlerMichael Tretter2021-07-211-4/+14
* drm/exynos: add host_ops callback for platform driversMichael Tretter2021-07-211-11/+53
* drm/exynos: use identifier instead of register offsetsMichael Tretter2021-07-211-18/+36
* drm/exynos: shift register values to fields on writeMichael Tretter2021-07-211-42/+46
* drm/exynos: move dsi host registration to probeMichael Tretter2021-07-211-3/+6
* drm/exynos: extract helper functions for probeMichael Tretter2021-07-211-8/+28
* arm64: dts: imx8mm: add DISP blk-ctrlLucas Stach2021-07-211-0/+27
* arm64: dts: imx8mm: add VPU blk-ctrlLucas Stach2021-07-211-0/+13
* arm64: dts: imx8mm: Add GPU nodes for 2D and 3D coreFrieder Schrempf2021-07-211-0/+31
* arm64: dts: imx8mm: put USB controllers into power-domainsLucas Stach2021-07-211-0/+2
* arm64: dts: imx8mm: add GPC nodeLucas Stach2021-07-211-0/+107
* soc: imx: imx8m-blk-ctrl: add DISP blk-ctrlLucas Stach2021-07-211-0/+70
* dt-bindings: power: imx8mm: add defines for DISP blk-ctrl domainsLucas Stach2021-07-211-0/+5
* dt-bindings: soc: add binding for i.MX8MM DISP blk-ctrlLucas Stach2021-07-211-0/+94
* soc: imx: add i.MX8M blk-ctrl driverLucas Stach2021-07-212-0/+456
* dt-bindings: power: imx8mm: add defines for VPU blk-ctrl domainsLucas Stach2021-07-211-0/+4
* dt-bindings: soc: add binding for i.MX8MM VPU blk-ctrlLucas Stach2021-07-211-0/+76
* soc: imx: gpcv2: support system suspend/resumeLucas Stach2021-07-211-0/+31
* soc: imx: gpcv2: keep i.MX8M* bus clocks enabledLucas Stach2021-07-211-0/+5
* soc: imx: gpcv2: add domain option to keep domain clocks enabledLucas Stach2021-07-211-5/+9
* soc: imx: gpcv2: add lockdep annotationLucas Stach2021-07-211-0/+4
* soc: imx: gpcv2: Set both GPC_PGC_nCTRL(GPU_2D|GPU_3D) for MX8MM GPU domainMarek Vasut2021-07-211-1/+1
* soc: imx: gpcv2: Turn domain->pgc into bitfieldMarek Vasut2021-07-211-34/+38
* Revert "soc: imx: gpcv2: move reset assert after requesting domain power up"Lucas Stach2021-07-211-2/+2
* soc: imx: gpcv2: add support for i.MX8MN power domainsAdam Ford2021-07-211-0/+92
* dt-bindings: add defines for i.MX8MN power domainsAdam Ford2021-07-212-0/+16
* soc: imx: gpcv2: move reset assert after requesting domain power upPeng Fan2021-07-211-2/+2
* soc: imx: gpcv2: Add support for missing i.MX8MM VPU/DISPMIX power domainsLucas Stach2021-07-211-0/+70
* soc: imx: gpcv2: add support for i.MX8MM power domainsLucas Stach2021-07-211-0/+168