summaryrefslogtreecommitdiffstats
path: root/arch/mips/mti-malta
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Audit and remove any unnecessary uses of module.hPaul Gortmaker2017-02-141-1/+0
* clocksource: Use a plain u64 instead of cycle_tThomas Gleixner2016-12-251-1/+1
* MIPS: Print CM error reports upon bus errorsPaul Burton2016-10-062-21/+0
* MIPS: Sanitise coherentio semanticsPaul Burton2016-10-061-2/+2
* MIPS: Malta: Remove custom halt implementationPaul Burton2016-10-061-6/+0
* MIPS: Malta: Use syscon-reboot driver to rebootPaul Burton2016-10-061-13/+2
* MIPS: Malta: Probe pflash via DTPaul Burton2016-10-061-44/+0
* MIPS: Malta: Probe RTC via DTPaul Burton2016-10-061-21/+0
* MIPS: Malta: Remove custom DT match tablePaul Burton2016-10-061-15/+0
* MIPS: Malta: Probe interrupt controllers via DTPaul Burton2016-10-062-91/+82
* MIPS: Malta: Use all available DDR by defaultPaul Burton2016-10-061-6/+104
* MIPS: Malta: Allow PCI devices DMA to lower 2GB physicalPaul Burton2016-10-061-10/+7
* MIPS: Squash lines for simple wrapper functionsMasahiro Yamada2016-10-041-7/+1
* MIPS: Malta: Fix IOCU disable switch read for MIPS64Paul Burton2016-09-291-1/+7
* tree-wide: replace config_enabled() with IS_ENABLED()Masahiro Yamada2016-08-043-4/+4
* MIPS: malta-time: Take seconds into accountJames Hogan2016-05-131-5/+27
* MIPS: malta-time: Start GIC count before syncing to RTCJames Hogan2016-05-131-5/+5
* MIPS: Introduce plat_get_fdt a platform API to retrieve the FDTMatt Redfearn2016-05-131-1/+6
* MIPS: Fix early CM probingPaul Burton2016-02-091-8/+0
* MIPS: Malta: Register UP SMP ops if all else failsPaul Burton2015-11-111-0/+1
* MIPS: Malta: Setup RAM regions via DTPaul Burton2015-11-114-93/+169
* MIPS: Malta: Remove fw_memblock_t abstractionPaul Burton2015-11-111-64/+29
* MIPS: Malta: Split obj-y entries across linesPaul Burton2015-11-111-3/+9
* MIPS: malta: Use generic platform_maar_initPaul Burton2015-09-031-25/+0
* MIPS: CM: Add support for reporting CM cache errorsMarkos Chandras2015-08-261-111/+1
* MIPS: Add platform callback before initializing the L2 cacheMarkos Chandras2015-08-261-0/+7
* MIPS: Export get_c0_perfcount_int()Felix Fietkau2015-08-031-0/+1
* MIPS: SMP: Don't increment irq_count multiple times for call function IPIsAlex Smith2015-08-031-1/+1
* MIPS: Malta: Don't reinitialise RTCJames Hogan2015-08-031-6/+9
* MIPS: Malta: Make GIC FDC IRQ workaround Malta specificJames Hogan2015-07-101-7/+13
* MIPS: Malta: Basic DT plumbingPaul Burton2015-06-213-1/+39
* Merge tag 'tty-4.1-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/greg...Linus Torvalds2015-04-211-2/+2
|\
| * serial: 8250_early: Remove setup_early_serial8250_console()Peter Hurley2015-03-261-2/+2
* | Merge branch '4.0-fixes' into mips-for-linux-nextRalf Baechle2015-04-131-0/+6
|\ \
| * | MIPS: Malta: Detect and fix bad memsize valuesMarkos Chandras2015-04-101-0/+6
| |/
* | MIPS: Malta: malta-time: Ensure GIC counter is runningMarkos Chandras2015-03-311-1/+3
* | MIPS: Malta: Implement get_c0_fdc_int()James Hogan2015-03-311-0/+16
* | MIPS: Malta: Implement mips_cdmm_phys_base()James Hogan2015-03-311-0/+7
|/
* MIPS: Replace use of phys_t with phys_addr_t.Ralf Baechle2014-11-241-1/+1
* clocksource: mips-gic: Move gic_frequency to clocksource driverAndrew Bresticker2014-11-241-0/+2
* MIPS: Move GIC clocksource driver to drivers/clocksource/Andrew Bresticker2014-11-241-1/+1
* MIPS: Move gic.h to include/linux/irqchip/mips-gic.hAndrew Bresticker2014-11-242-2/+2
* MIPS: Malta: Stop using GIC REG macrosAndrew Bresticker2014-11-241-9/+9
* MIPS: Malta: Use gic_read_count() to read GIC timerAndrew Bresticker2014-11-241-11/+3
* MIPS: Malta: Use generic plat_irq_dispatchAndrew Bresticker2014-11-241-92/+0
* irqchip: mips-gic: Support local interruptsAndrew Bresticker2014-11-242-13/+6
* irqchip: mips-gic: Stop using per-platform mapping tablesAndrew Bresticker2014-11-241-153/+36
* irqchip: mips-gic: Use IRQ domainsAndrew Bresticker2014-11-241-8/+0
* irqchip: mips-gic: Remove platform irq_ack/irq_eoi callbacksAndrew Bresticker2014-11-241-16/+0
* MIPS: Move GIC to drivers/irqchip/Andrew Bresticker2014-11-241-5/+5