summaryrefslogtreecommitdiffstats
path: root/include/drm/drm_cache.h
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Loongson64: Rename CPU TYPESJiaxun Yang2019-10-311-1/+1
* drm: change func to better detect wether swiotlb is neededMichael D Labriola2019-02-201-1/+1
* drm: disable uncached DMA optimization for ARM and arm64Ard Biesheuvel2019-02-061-0/+18
* drm: add func to get max iomem address v2Chunming Zhou2018-02-131-0/+2
* drm: Move drm_clflush prototypes to drm_cache header fileGabriel Krisman Bertazi2017-01-101-0/+4
* drm: Loongson-3 doesn't fully support wc memoryHuacai Chen2016-04-221-0/+2
* drm: add helper to check for wc memory supportDave Airlie2016-02-021-0/+9
* drm/ttm: consolidate cache flushing code in one place.Dave Airlie2009-08-271-0/+38