diff options
| author | Alexander Shiyan <shc_work@mail.ru> | 2012-05-24 12:44:29 +0400 |
|---|---|---|
| committer | Sascha Hauer <s.hauer@pengutronix.de> | 2012-05-25 08:39:43 +0200 |
| commit | b2533ec18ed64d8f52e5505edfae29ba1e246dab (patch) | |
| tree | a0e5a47bfc69e46f594926b072c5d1423ff30eb5 | |
| parent | 4213c8135b1c38f27fa99fd437bc9c5a5a644433 (diff) | |
| download | barebox-b2533ec18ed64d8f52e5505edfae29ba1e246dab.tar.gz barebox-b2533ec18ed64d8f52e5505edfae29ba1e246dab.tar.xz | |
i.MX51: Raise frequency for SDHC by switch to PLL2 source
Currently, both SDHC clock source is PLL3. We can raise clock
for SDHC driver by change source from PLL3 to PLL2.
Below, is debug ouputs with old and new settings.
Detection (PLL3):
set clock: wanted: 400000 got: 375000
Operation (PLL3):
set clock: wanted: 25000000 got: 18000000
Operation SD4.0 (PLL3):
set clock: wanted: 52000000 got: 27000000
Detection (PLL2):
set clock: wanted: 400000 got: 399639
Operation (PLL2):
set clock: wanted: 25000000 got: 23750000
Operation SD4.0 (PLL2):
set clock: wanted: 52000000 got: 41562500
Signed-off-by: Alexander Shiyan <shc_work@mail.ru>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| -rw-r--r-- | arch/arm/mach-imx/imx51.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/mach-imx/imx51.c b/arch/arm/mach-imx/imx51.c index 25cc6dae5..53205a921 100644 --- a/arch/arm/mach-imx/imx51.c +++ b/arch/arm/mach-imx/imx51.c @@ -269,7 +269,7 @@ void imx51_init_lowlevel(unsigned int cpufreq_mhz) writel(0xffffffff, ccm + MX5_CCM_CCGR6); /* Use PLL 2 for UART's, get 66.5MHz from it */ - writel(0xA5A2A020, ccm + MX5_CCM_CSCMR1); + writel(0xA591A020, ccm + MX5_CCM_CSCMR1); writel(0x00C30321, ccm + MX5_CCM_CSCDR1); /* make sure divider effective */ |