blob: fbabf2a6a6b01ca3d5600f2b694325d11b98772c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
#include <dt-bindings/soc/rockchip,boot-mode.h>
/ {
aliases {
pmugrf.reboot_mode = &reboot_mode_pmugrf;
pwm0 = &pwm0;
pwm1 = &pwm1;
pwm2 = &pwm2;
pwm3 = &pwm3;
pwm4 = &pwm4;
pwm5 = &pwm5;
pwm6 = &pwm6;
pwm7 = &pwm7;
pwm8 = &pwm8;
pwm9 = &pwm9;
pwm10 = &pwm10;
pwm11 = &pwm11;
pwm12 = &pwm12;
pwm13 = &pwm13;
pwm14 = &pwm14;
pwm15 = &pwm15;
};
chosen {
barebox,bootsource-mmc0 = &sdhci;
barebox,bootsource-mmc1 = &sdmmc0;
barebox,bootsource-mmc2 = &sdmmc1;
};
dmc: memory-controller {
compatible = "rockchip,rk3568-dmc";
rockchip,pmu = <&pmugrf>;
};
otp: nvmem@fe38c000 {
compatible = "rockchip,rk3568-otp";
reg = <0x0 0xfe38c000 0x0 0x4000>;
#address-cells = <1>;
#size-cells = <1>;
cpu_id: id@a {
reg = <0x0a 0x10>;
};
};
rng: rng@fe388000 {
compatible = "rockchip,rk3568-rng", "rockchip,cryptov2-rng";
reg = <0x0 0xfe388000 0x0 0x2000>;
clocks = <&cru CLK_TRNG_NS>, <&cru HCLK_TRNG_NS>;
clock-names = "trng_clk", "trng_hclk";
resets = <&cru SRST_TRNG_NS>;
};
};
&pmugrf {
reboot_mode_pmugrf: reboot-mode {
compatible = "syscon-reboot-mode";
offset = <0x200>;
mode-normal = <BOOT_NORMAL>;
mode-serial = <0xef08a53c>; /* rk-usb-loader */
};
};
|
