diff options
author | Sascha Hauer <s.hauer@pengutronix.de> | 2023-11-20 14:39:30 +0100 |
---|---|---|
committer | Sascha Hauer <s.hauer@pengutronix.de> | 2023-11-21 08:47:38 +0100 |
commit | afd6b16813cb101d4684f3987eef195334669a92 (patch) | |
tree | 937c30c8ddc52fbaf8350b7658f38ee8813a6669 | |
parent | 3b76abdc3f890d4240a4b662c3be6681d2b44d14 (diff) | |
download | barebox-afd6b16813cb101d4684f3987eef195334669a92.tar.gz barebox-afd6b16813cb101d4684f3987eef195334669a92.tar.xz |
ARM: ls1046a: use compressed dtbs
It's getting tight in the initial 64k SRAM space. Use compressed dtbs
to get some more free space.
Link: https://lore.barebox.org/20231120133930.3946286-1-s.hauer@pengutronix.de
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
-rw-r--r-- | arch/arm/Kconfig | 1 | ||||
-rw-r--r-- | arch/arm/boards/ls1046ardb/lowlevel.c | 4 | ||||
-rw-r--r-- | arch/arm/boards/tqmls1046a/lowlevel.c | 4 |
3 files changed, 5 insertions, 4 deletions
diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index e76ee0f6df..9e5cdd1b49 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -101,6 +101,7 @@ config ARCH_LAYERSCAPE select HW_HAS_PCI select OFTREE select OFDEVICE + select ARM_USE_COMPRESSED_DTB config ARCH_MVEBU bool "Marvell EBU platforms" diff --git a/arch/arm/boards/ls1046ardb/lowlevel.c b/arch/arm/boards/ls1046ardb/lowlevel.c index a9dbfa7e71..e7544df86a 100644 --- a/arch/arm/boards/ls1046ardb/lowlevel.c +++ b/arch/arm/boards/ls1046ardb/lowlevel.c @@ -147,7 +147,7 @@ found: popts->cpo_sample = 0x61; } -extern char __dtb_fsl_ls1046a_rdb_start[]; +extern char __dtb_z_fsl_ls1046a_rdb_start[]; static struct spd_eeprom spd_eeprom[] = { { @@ -195,7 +195,7 @@ static noinline __noreturn void ls1046ardb_r_entry(unsigned long memsize) memsize = 0x100000000 - membase; barebox_arm_entry(membase, 0x80000000 - SZ_64M, - __dtb_fsl_ls1046a_rdb_start); + __dtb_z_fsl_ls1046a_rdb_start); } arm_cpu_lowlevel_init(); diff --git a/arch/arm/boards/tqmls1046a/lowlevel.c b/arch/arm/boards/tqmls1046a/lowlevel.c index d302f63ebc..dc64762433 100644 --- a/arch/arm/boards/tqmls1046a/lowlevel.c +++ b/arch/arm/boards/tqmls1046a/lowlevel.c @@ -90,7 +90,7 @@ static struct fsl_ddr_controller ddrc[] = { }, }; -extern char __dtb_fsl_tqmls1046a_mbls10xxa_start[]; +extern char __dtb_z_fsl_tqmls1046a_mbls10xxa_start[]; static noinline __noreturn void tqmls1046a_r_entry(void) { @@ -98,7 +98,7 @@ static noinline __noreturn void tqmls1046a_r_entry(void) if (get_pc() >= membase) barebox_arm_entry(membase, 0x80000000 - SZ_64M, - __dtb_fsl_tqmls1046a_mbls10xxa_start); + __dtb_z_fsl_tqmls1046a_mbls10xxa_start); arm_cpu_lowlevel_init(); ls1046a_init_lowlevel(); |