summaryrefslogtreecommitdiffstats
path: root/arch/arm/boards/chumby_falconwing
diff options
context:
space:
mode:
authorSascha Hauer <s.hauer@pengutronix.de>2011-03-08 11:37:45 +0100
committerSascha Hauer <s.hauer@pengutronix.de>2011-03-10 14:49:47 +0100
commitcad14480bfb3868bd07be53176861cba16105a2f (patch)
tree193d852cbd16a7932f0bdf06bc0dae286449b25c /arch/arm/boards/chumby_falconwing
parentc28810e08fb4f96cc714d7d69a8eb01415c0ed5c (diff)
downloadbarebox-cad14480bfb3868bd07be53176861cba16105a2f.tar.gz
barebox-cad14480bfb3868bd07be53176861cba16105a2f.tar.xz
ARM: create a second level page table entry for the exception vectors
Often enough the exception vectors are not on TEXT_BASE (for example on i.MX SoCs in internal boot mode), so the board specific code did not map the exception vectors to 0x0 but whatever happens to be on TEXT_BASE. Also, the current section-only mapping requires the exception vectors to be on a 1MB boundary. Instead, create the possibility to create second level tables and use this to map a copy of the exception vectors in a board independent way. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'arch/arm/boards/chumby_falconwing')
-rw-r--r--arch/arm/boards/chumby_falconwing/falconwing.c5
1 files changed, 0 insertions, 5 deletions
diff --git a/arch/arm/boards/chumby_falconwing/falconwing.c b/arch/arm/boards/chumby_falconwing/falconwing.c
index 7557b954b6..15ca11b7a4 100644
--- a/arch/arm/boards/chumby_falconwing/falconwing.c
+++ b/arch/arm/boards/chumby_falconwing/falconwing.c
@@ -297,11 +297,6 @@ static int falconwing_mmu_init(void)
setup_dma_coherent(0x10000000);
-#if TEXT_BASE & (0x100000 - 1)
-#warning cannot create vector section. Adjust TEXT_BASE to a 1M boundary
-#else
- arm_create_section(0x0, TEXT_BASE, 1, PMD_SECT_DEF_UNCACHED);
-#endif
mmu_enable();
return 0;